Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
86.49 88.61 85.76 70.93 86.47 88.35 98.80


Total test records in report: 1927
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html

T796 /workspace/coverage/cover_reg_top/27.xbar_stress_all_with_rand_reset.2553002701 Dec 31 01:37:44 PM PST 23 Dec 31 01:42:50 PM PST 23 2349582897 ps
T797 /workspace/coverage/cover_reg_top/93.xbar_random_slow_rsp.3693345999 Dec 31 01:44:44 PM PST 23 Dec 31 01:47:00 PM PST 23 8114736397 ps
T798 /workspace/coverage/cover_reg_top/63.xbar_smoke_slow_rsp.1766380369 Dec 31 01:41:22 PM PST 23 Dec 31 01:43:02 PM PST 23 6099857107 ps
T799 /workspace/coverage/cover_reg_top/24.xbar_random_slow_rsp.2636732092 Dec 31 01:36:54 PM PST 23 Dec 31 01:38:00 PM PST 23 3557163847 ps
T800 /workspace/coverage/cover_reg_top/81.xbar_smoke.1098650705 Dec 31 01:42:49 PM PST 23 Dec 31 01:43:03 PM PST 23 228625777 ps
T801 /workspace/coverage/cover_reg_top/48.xbar_stress_all_with_error.1524018901 Dec 31 01:40:18 PM PST 23 Dec 31 01:46:49 PM PST 23 11175388913 ps
T802 /workspace/coverage/cover_reg_top/70.xbar_stress_all_with_error.2094357930 Dec 31 01:42:14 PM PST 23 Dec 31 01:44:19 PM PST 23 1506912561 ps
T803 /workspace/coverage/cover_reg_top/70.xbar_random_zero_delays.396846706 Dec 31 01:43:07 PM PST 23 Dec 31 01:43:46 PM PST 23 411285110 ps
T804 /workspace/coverage/cover_reg_top/74.xbar_stress_all.1185504837 Dec 31 01:42:32 PM PST 23 Dec 31 01:50:07 PM PST 23 12538913763 ps
T367 /workspace/coverage/cover_reg_top/68.xbar_stress_all_with_rand_reset.1908897894 Dec 31 01:42:26 PM PST 23 Dec 31 01:46:25 PM PST 23 669084801 ps
T805 /workspace/coverage/cover_reg_top/3.xbar_random_zero_delays.1726439123 Dec 31 01:34:19 PM PST 23 Dec 31 01:34:55 PM PST 23 434573264 ps
T806 /workspace/coverage/cover_reg_top/35.xbar_stress_all_with_reset_error.1182566164 Dec 31 01:39:18 PM PST 23 Dec 31 01:40:39 PM PST 23 376058683 ps
T807 /workspace/coverage/cover_reg_top/2.xbar_random_zero_delays.2545346091 Dec 31 01:34:13 PM PST 23 Dec 31 01:34:25 PM PST 23 96677746 ps
T808 /workspace/coverage/cover_reg_top/53.xbar_unmapped_addr.3791525055 Dec 31 01:40:11 PM PST 23 Dec 31 01:41:04 PM PST 23 1224087132 ps
T809 /workspace/coverage/cover_reg_top/35.xbar_unmapped_addr.2547037777 Dec 31 01:39:15 PM PST 23 Dec 31 01:39:31 PM PST 23 285115629 ps
T810 /workspace/coverage/cover_reg_top/69.xbar_smoke_large_delays.4202884025 Dec 31 01:42:42 PM PST 23 Dec 31 01:44:26 PM PST 23 9716698488 ps
T811 /workspace/coverage/cover_reg_top/93.xbar_access_same_device_slow_rsp.1872862684 Dec 31 01:44:19 PM PST 23 Dec 31 01:59:36 PM PST 23 53224990648 ps
T812 /workspace/coverage/cover_reg_top/90.xbar_error_and_unmapped_addr.3324105031 Dec 31 01:44:16 PM PST 23 Dec 31 01:45:09 PM PST 23 1266023901 ps
T813 /workspace/coverage/cover_reg_top/61.xbar_same_source.3952692178 Dec 31 01:41:26 PM PST 23 Dec 31 01:42:22 PM PST 23 1828987166 ps
T233 /workspace/coverage/cover_reg_top/1.chip_tl_errors.471718617 Dec 31 01:33:56 PM PST 23 Dec 31 01:40:22 PM PST 23 4281087669 ps
T814 /workspace/coverage/cover_reg_top/36.xbar_access_same_device_slow_rsp.1129935904 Dec 31 01:38:25 PM PST 23 Dec 31 02:01:10 PM PST 23 80032233910 ps
T815 /workspace/coverage/cover_reg_top/13.xbar_error_random.2852382686 Dec 31 01:36:43 PM PST 23 Dec 31 01:38:02 PM PST 23 2636485550 ps
T816 /workspace/coverage/cover_reg_top/30.xbar_unmapped_addr.1720050302 Dec 31 01:37:51 PM PST 23 Dec 31 01:38:10 PM PST 23 134849164 ps
T817 /workspace/coverage/cover_reg_top/2.xbar_smoke_zero_delays.789396251 Dec 31 01:34:20 PM PST 23 Dec 31 01:34:28 PM PST 23 53826245 ps
T818 /workspace/coverage/cover_reg_top/41.xbar_random_zero_delays.104271922 Dec 31 01:39:14 PM PST 23 Dec 31 01:40:05 PM PST 23 585632569 ps
T819 /workspace/coverage/cover_reg_top/31.xbar_smoke_large_delays.3106878921 Dec 31 01:39:16 PM PST 23 Dec 31 01:40:53 PM PST 23 9374765771 ps
T820 /workspace/coverage/cover_reg_top/76.xbar_error_and_unmapped_addr.871760185 Dec 31 01:42:43 PM PST 23 Dec 31 01:42:58 PM PST 23 121468549 ps
T821 /workspace/coverage/cover_reg_top/94.xbar_random_large_delays.822405116 Dec 31 01:45:43 PM PST 23 Dec 31 01:50:52 PM PST 23 24821253732 ps
T822 /workspace/coverage/cover_reg_top/76.xbar_unmapped_addr.1751206554 Dec 31 01:42:52 PM PST 23 Dec 31 01:43:32 PM PST 23 936476856 ps
T823 /workspace/coverage/cover_reg_top/38.xbar_random_large_delays.4160132065 Dec 31 01:39:28 PM PST 23 Dec 31 01:49:58 PM PST 23 54072476213 ps
T824 /workspace/coverage/cover_reg_top/19.xbar_error_random.1205525947 Dec 31 01:36:32 PM PST 23 Dec 31 01:37:26 PM PST 23 1586265945 ps
T825 /workspace/coverage/cover_reg_top/26.xbar_stress_all_with_error.1237846250 Dec 31 01:37:43 PM PST 23 Dec 31 01:41:00 PM PST 23 5303506174 ps
T826 /workspace/coverage/cover_reg_top/46.xbar_random_zero_delays.2457557054 Dec 31 01:40:19 PM PST 23 Dec 31 01:40:42 PM PST 23 226427832 ps
T827 /workspace/coverage/cover_reg_top/8.xbar_random.3415654845 Dec 31 01:35:00 PM PST 23 Dec 31 01:36:03 PM PST 23 1795741826 ps
T828 /workspace/coverage/cover_reg_top/73.xbar_random.567440496 Dec 31 01:41:59 PM PST 23 Dec 31 01:42:36 PM PST 23 974046679 ps
T345 /workspace/coverage/cover_reg_top/74.xbar_stress_all_with_reset_error.1334498089 Dec 31 01:43:08 PM PST 23 Dec 31 01:47:10 PM PST 23 1589893214 ps
T829 /workspace/coverage/cover_reg_top/81.xbar_access_same_device.4196667166 Dec 31 01:43:07 PM PST 23 Dec 31 01:44:43 PM PST 23 1309166657 ps
T830 /workspace/coverage/cover_reg_top/66.xbar_same_source.3971150486 Dec 31 01:41:39 PM PST 23 Dec 31 01:42:18 PM PST 23 1371651105 ps
T831 /workspace/coverage/cover_reg_top/95.xbar_stress_all_with_error.2861513004 Dec 31 01:44:43 PM PST 23 Dec 31 01:51:17 PM PST 23 12270110264 ps
T832 /workspace/coverage/cover_reg_top/61.xbar_smoke_slow_rsp.379531772 Dec 31 01:41:23 PM PST 23 Dec 31 01:42:37 PM PST 23 4371014892 ps
T833 /workspace/coverage/cover_reg_top/94.xbar_smoke_slow_rsp.1597919423 Dec 31 01:45:25 PM PST 23 Dec 31 01:46:54 PM PST 23 4724008612 ps
T834 /workspace/coverage/cover_reg_top/56.xbar_random_zero_delays.662482413 Dec 31 01:40:49 PM PST 23 Dec 31 01:41:08 PM PST 23 175940574 ps
T835 /workspace/coverage/cover_reg_top/65.xbar_random_large_delays.3476293331 Dec 31 01:41:55 PM PST 23 Dec 31 01:52:25 PM PST 23 57110291260 ps
T222 /workspace/coverage/cover_reg_top/64.xbar_stress_all.3051431565 Dec 31 01:41:56 PM PST 23 Dec 31 01:50:20 PM PST 23 12138211123 ps
T836 /workspace/coverage/cover_reg_top/67.xbar_error_random.2627376997 Dec 31 01:41:55 PM PST 23 Dec 31 01:43:01 PM PST 23 1824231460 ps
T837 /workspace/coverage/cover_reg_top/64.xbar_smoke_large_delays.3484906472 Dec 31 01:41:19 PM PST 23 Dec 31 01:42:56 PM PST 23 8664664675 ps
T838 /workspace/coverage/cover_reg_top/67.xbar_smoke_large_delays.1728148494 Dec 31 01:41:28 PM PST 23 Dec 31 01:42:39 PM PST 23 6683950696 ps
T839 /workspace/coverage/cover_reg_top/70.xbar_smoke_zero_delays.3143414594 Dec 31 01:42:47 PM PST 23 Dec 31 01:42:57 PM PST 23 40454111 ps
T840 /workspace/coverage/cover_reg_top/22.xbar_access_same_device_slow_rsp.1049999139 Dec 31 01:37:19 PM PST 23 Dec 31 01:51:30 PM PST 23 54395455958 ps
T841 /workspace/coverage/cover_reg_top/49.xbar_stress_all_with_reset_error.205792912 Dec 31 01:40:30 PM PST 23 Dec 31 01:48:06 PM PST 23 9205991460 ps
T842 /workspace/coverage/cover_reg_top/77.xbar_random_slow_rsp.1985459016 Dec 31 01:42:33 PM PST 23 Dec 31 01:48:54 PM PST 23 25042021513 ps
T843 /workspace/coverage/cover_reg_top/59.xbar_stress_all_with_reset_error.2447219662 Dec 31 01:41:18 PM PST 23 Dec 31 01:42:12 PM PST 23 81406174 ps
T844 /workspace/coverage/cover_reg_top/36.xbar_stress_all_with_error.2396626476 Dec 31 01:39:30 PM PST 23 Dec 31 01:50:03 PM PST 23 16255061277 ps
T845 /workspace/coverage/cover_reg_top/5.xbar_smoke_large_delays.2246027730 Dec 31 01:35:01 PM PST 23 Dec 31 01:36:18 PM PST 23 7510440045 ps
T846 /workspace/coverage/cover_reg_top/14.xbar_random_large_delays.2915744420 Dec 31 01:36:02 PM PST 23 Dec 31 01:53:47 PM PST 23 92186961375 ps
T847 /workspace/coverage/cover_reg_top/92.xbar_random_slow_rsp.159802475 Dec 31 01:44:15 PM PST 23 Dec 31 01:56:33 PM PST 23 43600480222 ps
T848 /workspace/coverage/cover_reg_top/26.xbar_smoke_slow_rsp.4191924180 Dec 31 01:37:40 PM PST 23 Dec 31 01:39:02 PM PST 23 5079869231 ps
T849 /workspace/coverage/cover_reg_top/12.xbar_random_large_delays.379142563 Dec 31 01:36:04 PM PST 23 Dec 31 01:39:23 PM PST 23 16675747876 ps
T331 /workspace/coverage/cover_reg_top/32.xbar_access_same_device_slow_rsp.3489091786 Dec 31 01:38:21 PM PST 23 Dec 31 02:03:50 PM PST 23 86652876199 ps
T850 /workspace/coverage/cover_reg_top/37.xbar_stress_all_with_rand_reset.590807442 Dec 31 01:38:26 PM PST 23 Dec 31 01:39:03 PM PST 23 85175468 ps
T851 /workspace/coverage/cover_reg_top/89.xbar_access_same_device.1911213412 Dec 31 01:44:03 PM PST 23 Dec 31 01:45:38 PM PST 23 2422202339 ps
T852 /workspace/coverage/cover_reg_top/93.xbar_stress_all_with_rand_reset.3224100816 Dec 31 01:44:48 PM PST 23 Dec 31 01:49:08 PM PST 23 1722329039 ps
T853 /workspace/coverage/cover_reg_top/62.xbar_stress_all_with_error.259825300 Dec 31 01:42:24 PM PST 23 Dec 31 01:49:04 PM PST 23 12802945845 ps
T854 /workspace/coverage/cover_reg_top/74.xbar_random_slow_rsp.723748057 Dec 31 01:42:37 PM PST 23 Dec 31 02:00:19 PM PST 23 62608117696 ps
T855 /workspace/coverage/cover_reg_top/74.xbar_smoke_slow_rsp.1599738730 Dec 31 01:42:48 PM PST 23 Dec 31 01:44:47 PM PST 23 6614809738 ps
T856 /workspace/coverage/cover_reg_top/43.xbar_unmapped_addr.2164628192 Dec 31 01:39:29 PM PST 23 Dec 31 01:39:42 PM PST 23 212654929 ps
T346 /workspace/coverage/cover_reg_top/19.xbar_stress_all_with_rand_reset.961927237 Dec 31 01:36:31 PM PST 23 Dec 31 01:46:28 PM PST 23 8443446460 ps
T857 /workspace/coverage/cover_reg_top/7.xbar_random.516436688 Dec 31 01:35:28 PM PST 23 Dec 31 01:36:39 PM PST 23 2087095406 ps
T858 /workspace/coverage/cover_reg_top/90.xbar_stress_all_with_error.3030562958 Dec 31 01:44:40 PM PST 23 Dec 31 01:45:07 PM PST 23 676975993 ps
T859 /workspace/coverage/cover_reg_top/23.xbar_smoke_zero_delays.3692951815 Dec 31 01:36:59 PM PST 23 Dec 31 01:37:07 PM PST 23 41392233 ps
T860 /workspace/coverage/cover_reg_top/69.xbar_random_zero_delays.110874506 Dec 31 01:42:37 PM PST 23 Dec 31 01:43:12 PM PST 23 422296554 ps
T861 /workspace/coverage/cover_reg_top/9.xbar_random_large_delays.501605761 Dec 31 01:35:06 PM PST 23 Dec 31 01:53:34 PM PST 23 103166615519 ps
T862 /workspace/coverage/cover_reg_top/13.xbar_random_large_delays.422812472 Dec 31 01:36:32 PM PST 23 Dec 31 01:49:06 PM PST 23 73219035637 ps
T863 /workspace/coverage/cover_reg_top/99.xbar_error_and_unmapped_addr.1893675861 Dec 31 01:44:42 PM PST 23 Dec 31 01:45:20 PM PST 23 882232552 ps
T864 /workspace/coverage/cover_reg_top/93.xbar_error_and_unmapped_addr.412721304 Dec 31 01:45:23 PM PST 23 Dec 31 01:45:45 PM PST 23 159329152 ps
T865 /workspace/coverage/cover_reg_top/94.xbar_access_same_device.1391949682 Dec 31 01:45:33 PM PST 23 Dec 31 01:46:28 PM PST 23 1414256206 ps
T866 /workspace/coverage/cover_reg_top/51.xbar_stress_all_with_rand_reset.82694176 Dec 31 01:40:16 PM PST 23 Dec 31 01:44:28 PM PST 23 674246887 ps
T332 /workspace/coverage/cover_reg_top/5.xbar_access_same_device_slow_rsp.3457595882 Dec 31 01:35:03 PM PST 23 Dec 31 01:55:38 PM PST 23 67193605956 ps
T867 /workspace/coverage/cover_reg_top/85.xbar_smoke_slow_rsp.3161725112 Dec 31 01:43:37 PM PST 23 Dec 31 01:45:02 PM PST 23 5186240367 ps
T868 /workspace/coverage/cover_reg_top/55.xbar_random.1398333399 Dec 31 01:40:46 PM PST 23 Dec 31 01:41:34 PM PST 23 523768422 ps
T869 /workspace/coverage/cover_reg_top/3.xbar_unmapped_addr.1400731443 Dec 31 01:34:22 PM PST 23 Dec 31 01:34:42 PM PST 23 387349613 ps
T269 /workspace/coverage/cover_reg_top/19.chip_tl_errors.4026665107 Dec 31 01:37:18 PM PST 23 Dec 31 01:40:22 PM PST 23 3220427637 ps
T870 /workspace/coverage/cover_reg_top/59.xbar_random_slow_rsp.4212934674 Dec 31 01:40:47 PM PST 23 Dec 31 01:52:27 PM PST 23 38011609855 ps
T871 /workspace/coverage/cover_reg_top/24.xbar_error_and_unmapped_addr.1512158744 Dec 31 01:37:22 PM PST 23 Dec 31 01:38:22 PM PST 23 1381178033 ps
T872 /workspace/coverage/cover_reg_top/97.xbar_stress_all_with_error.1131846564 Dec 31 01:44:19 PM PST 23 Dec 31 01:47:56 PM PST 23 2797643008 ps
T873 /workspace/coverage/cover_reg_top/87.xbar_random_slow_rsp.3634791643 Dec 31 01:43:35 PM PST 23 Dec 31 01:57:16 PM PST 23 50261189367 ps
T874 /workspace/coverage/cover_reg_top/89.xbar_random_slow_rsp.3810118874 Dec 31 01:44:04 PM PST 23 Dec 31 01:57:25 PM PST 23 42929962659 ps
T875 /workspace/coverage/cover_reg_top/84.xbar_smoke.3557654204 Dec 31 01:43:27 PM PST 23 Dec 31 01:43:33 PM PST 23 41621851 ps
T876 /workspace/coverage/cover_reg_top/43.xbar_smoke.716035566 Dec 31 01:40:05 PM PST 23 Dec 31 01:40:18 PM PST 23 159211616 ps
T877 /workspace/coverage/cover_reg_top/4.xbar_random.4194814145 Dec 31 01:35:00 PM PST 23 Dec 31 01:36:38 PM PST 23 2417661083 ps
T878 /workspace/coverage/cover_reg_top/24.xbar_stress_all_with_rand_reset.1919361916 Dec 31 01:37:17 PM PST 23 Dec 31 01:45:45 PM PST 23 4020995088 ps
T879 /workspace/coverage/cover_reg_top/23.xbar_stress_all_with_rand_reset.4153250220 Dec 31 01:37:20 PM PST 23 Dec 31 01:40:12 PM PST 23 1473426689 ps
T880 /workspace/coverage/cover_reg_top/74.xbar_smoke_zero_delays.3407622388 Dec 31 01:42:32 PM PST 23 Dec 31 01:42:41 PM PST 23 40580486 ps
T881 /workspace/coverage/cover_reg_top/35.xbar_same_source.3941750261 Dec 31 01:40:11 PM PST 23 Dec 31 01:41:08 PM PST 23 2075075381 ps
T882 /workspace/coverage/cover_reg_top/85.xbar_access_same_device.2650566495 Dec 31 01:43:28 PM PST 23 Dec 31 01:44:04 PM PST 23 814169113 ps
T883 /workspace/coverage/cover_reg_top/91.xbar_access_same_device_slow_rsp.2922508533 Dec 31 01:44:13 PM PST 23 Dec 31 02:07:04 PM PST 23 88276331132 ps
T884 /workspace/coverage/cover_reg_top/39.xbar_random_slow_rsp.2146679369 Dec 31 01:39:36 PM PST 23 Dec 31 01:40:44 PM PST 23 3888017937 ps
T885 /workspace/coverage/cover_reg_top/47.xbar_unmapped_addr.1309240983 Dec 31 01:40:11 PM PST 23 Dec 31 01:40:26 PM PST 23 232862390 ps
T886 /workspace/coverage/cover_reg_top/58.xbar_same_source.1588083542 Dec 31 01:40:47 PM PST 23 Dec 31 01:40:55 PM PST 23 55946443 ps
T887 /workspace/coverage/cover_reg_top/70.xbar_random_large_delays.2779374011 Dec 31 01:42:53 PM PST 23 Dec 31 01:55:42 PM PST 23 71810957460 ps
T888 /workspace/coverage/cover_reg_top/41.xbar_random.1860505216 Dec 31 01:39:38 PM PST 23 Dec 31 01:40:58 PM PST 23 1999231493 ps
T889 /workspace/coverage/cover_reg_top/1.xbar_access_same_device_slow_rsp.947531030 Dec 31 01:34:34 PM PST 23 Dec 31 02:07:15 PM PST 23 114557546966 ps
T890 /workspace/coverage/cover_reg_top/94.xbar_access_same_device_slow_rsp.1944389864 Dec 31 01:44:37 PM PST 23 Dec 31 01:58:06 PM PST 23 48360496663 ps
T891 /workspace/coverage/cover_reg_top/31.xbar_random_large_delays.2701329306 Dec 31 01:39:03 PM PST 23 Dec 31 01:44:43 PM PST 23 31176104336 ps
T892 /workspace/coverage/cover_reg_top/31.xbar_unmapped_addr.753168204 Dec 31 01:38:24 PM PST 23 Dec 31 01:39:01 PM PST 23 790747800 ps
T893 /workspace/coverage/cover_reg_top/28.xbar_stress_all.1624869338 Dec 31 01:37:41 PM PST 23 Dec 31 01:38:41 PM PST 23 539769051 ps
T894 /workspace/coverage/cover_reg_top/84.xbar_random_slow_rsp.700758482 Dec 31 01:44:01 PM PST 23 Dec 31 02:00:41 PM PST 23 59604035623 ps
T895 /workspace/coverage/cover_reg_top/88.xbar_access_same_device_slow_rsp.3913204152 Dec 31 01:43:34 PM PST 23 Dec 31 02:19:04 PM PST 23 119851670175 ps
T896 /workspace/coverage/cover_reg_top/90.xbar_random_zero_delays.1574506681 Dec 31 01:44:06 PM PST 23 Dec 31 01:44:55 PM PST 23 524105039 ps
T897 /workspace/coverage/cover_reg_top/76.xbar_stress_all_with_error.2286357485 Dec 31 01:43:13 PM PST 23 Dec 31 01:43:50 PM PST 23 489824703 ps
T898 /workspace/coverage/cover_reg_top/49.xbar_stress_all_with_rand_reset.1751997496 Dec 31 01:40:14 PM PST 23 Dec 31 01:44:12 PM PST 23 3357624547 ps
T899 /workspace/coverage/cover_reg_top/31.xbar_random.926468428 Dec 31 01:37:50 PM PST 23 Dec 31 01:38:24 PM PST 23 871943540 ps
T900 /workspace/coverage/cover_reg_top/31.xbar_smoke_zero_delays.379374479 Dec 31 01:39:03 PM PST 23 Dec 31 01:39:10 PM PST 23 40029843 ps
T901 /workspace/coverage/cover_reg_top/48.xbar_random_zero_delays.3794538392 Dec 31 01:39:59 PM PST 23 Dec 31 01:40:39 PM PST 23 462610606 ps
T902 /workspace/coverage/cover_reg_top/10.xbar_same_source.1493319416 Dec 31 01:35:57 PM PST 23 Dec 31 01:36:49 PM PST 23 1547093669 ps
T903 /workspace/coverage/cover_reg_top/19.chip_same_csr_outstanding.2677313561 Dec 31 01:36:38 PM PST 23 Dec 31 02:33:42 PM PST 23 27993651214 ps
T904 /workspace/coverage/cover_reg_top/28.xbar_access_same_device_slow_rsp.2997592383 Dec 31 01:37:53 PM PST 23 Dec 31 01:52:13 PM PST 23 51771142873 ps
T905 /workspace/coverage/cover_reg_top/3.xbar_error_random.621015986 Dec 31 01:34:25 PM PST 23 Dec 31 01:34:39 PM PST 23 131341582 ps
T906 /workspace/coverage/cover_reg_top/56.xbar_stress_all_with_reset_error.2279770865 Dec 31 01:40:52 PM PST 23 Dec 31 01:40:57 PM PST 23 5859353 ps
T907 /workspace/coverage/cover_reg_top/39.xbar_error_random.1812185958 Dec 31 01:39:35 PM PST 23 Dec 31 01:40:24 PM PST 23 1357063915 ps
T908 /workspace/coverage/cover_reg_top/52.xbar_smoke.2190522551 Dec 31 01:40:11 PM PST 23 Dec 31 01:40:21 PM PST 23 54478299 ps
T909 /workspace/coverage/cover_reg_top/44.xbar_error_random.3323227801 Dec 31 01:40:07 PM PST 23 Dec 31 01:40:52 PM PST 23 532385076 ps
T910 /workspace/coverage/cover_reg_top/36.xbar_stress_all_with_rand_reset.1473831884 Dec 31 01:38:31 PM PST 23 Dec 31 01:41:56 PM PST 23 718711378 ps
T911 /workspace/coverage/cover_reg_top/47.xbar_same_source.942981497 Dec 31 01:40:14 PM PST 23 Dec 31 01:40:41 PM PST 23 340106234 ps
T912 /workspace/coverage/cover_reg_top/13.xbar_smoke_zero_delays.3055798202 Dec 31 01:36:38 PM PST 23 Dec 31 01:36:45 PM PST 23 38694949 ps
T73 /workspace/coverage/cover_reg_top/0.chip_same_csr_outstanding.2373644124 Dec 31 01:34:16 PM PST 23 Dec 31 02:03:47 PM PST 23 16064691951 ps
T913 /workspace/coverage/cover_reg_top/57.xbar_stress_all_with_reset_error.140234373 Dec 31 01:41:18 PM PST 23 Dec 31 01:44:19 PM PST 23 2086186690 ps
T914 /workspace/coverage/cover_reg_top/89.xbar_smoke_slow_rsp.144022175 Dec 31 01:44:44 PM PST 23 Dec 31 01:46:12 PM PST 23 5161980291 ps
T915 /workspace/coverage/cover_reg_top/67.xbar_smoke_slow_rsp.3119069799 Dec 31 01:41:54 PM PST 23 Dec 31 01:43:29 PM PST 23 5302294778 ps
T916 /workspace/coverage/cover_reg_top/53.xbar_smoke.414759708 Dec 31 01:40:10 PM PST 23 Dec 31 01:40:21 PM PST 23 184957371 ps
T917 /workspace/coverage/cover_reg_top/34.xbar_stress_all_with_reset_error.1154751235 Dec 31 01:39:19 PM PST 23 Dec 31 01:41:05 PM PST 23 265165917 ps
T918 /workspace/coverage/cover_reg_top/59.xbar_random_zero_delays.2511346402 Dec 31 01:41:00 PM PST 23 Dec 31 01:41:30 PM PST 23 347441488 ps
T919 /workspace/coverage/cover_reg_top/70.xbar_same_source.3066183699 Dec 31 01:41:56 PM PST 23 Dec 31 01:42:54 PM PST 23 1900090762 ps
T920 /workspace/coverage/cover_reg_top/2.xbar_smoke_large_delays.2705329868 Dec 31 01:34:08 PM PST 23 Dec 31 01:35:43 PM PST 23 8528775100 ps
T921 /workspace/coverage/cover_reg_top/19.xbar_smoke_slow_rsp.3554386219 Dec 31 01:37:15 PM PST 23 Dec 31 01:38:41 PM PST 23 5080080655 ps
T922 /workspace/coverage/cover_reg_top/79.xbar_random.2782383679 Dec 31 01:43:08 PM PST 23 Dec 31 01:44:04 PM PST 23 625224898 ps
T923 /workspace/coverage/cover_reg_top/49.xbar_stress_all.2152179413 Dec 31 01:40:17 PM PST 23 Dec 31 01:46:45 PM PST 23 11157259405 ps
T924 /workspace/coverage/cover_reg_top/20.xbar_stress_all_with_reset_error.1051390718 Dec 31 01:36:48 PM PST 23 Dec 31 01:38:38 PM PST 23 159789981 ps
T925 /workspace/coverage/cover_reg_top/34.xbar_error_and_unmapped_addr.3913584320 Dec 31 01:38:26 PM PST 23 Dec 31 01:38:42 PM PST 23 282779583 ps
T926 /workspace/coverage/cover_reg_top/64.xbar_random_zero_delays.479158399 Dec 31 01:41:25 PM PST 23 Dec 31 01:41:38 PM PST 23 111782069 ps
T927 /workspace/coverage/cover_reg_top/36.xbar_smoke_slow_rsp.186294256 Dec 31 01:38:24 PM PST 23 Dec 31 01:39:42 PM PST 23 4438600651 ps
T928 /workspace/coverage/cover_reg_top/9.xbar_smoke_slow_rsp.3971884046 Dec 31 01:35:11 PM PST 23 Dec 31 01:36:10 PM PST 23 3192964217 ps
T929 /workspace/coverage/cover_reg_top/58.xbar_unmapped_addr.95082888 Dec 31 01:40:48 PM PST 23 Dec 31 01:41:28 PM PST 23 334722968 ps
T930 /workspace/coverage/cover_reg_top/60.xbar_unmapped_addr.1738720742 Dec 31 01:41:20 PM PST 23 Dec 31 01:41:49 PM PST 23 604337941 ps
T931 /workspace/coverage/cover_reg_top/62.xbar_smoke_zero_delays.2213977130 Dec 31 01:41:31 PM PST 23 Dec 31 01:41:38 PM PST 23 46532717 ps
T932 /workspace/coverage/cover_reg_top/81.xbar_smoke_slow_rsp.865022263 Dec 31 01:42:49 PM PST 23 Dec 31 01:44:15 PM PST 23 4481027428 ps
T365 /workspace/coverage/cover_reg_top/11.xbar_stress_all_with_reset_error.480725458 Dec 31 01:36:06 PM PST 23 Dec 31 01:37:43 PM PST 23 253894311 ps
T933 /workspace/coverage/cover_reg_top/20.xbar_random_large_delays.3794729173 Dec 31 01:37:03 PM PST 23 Dec 31 01:56:21 PM PST 23 109338663539 ps
T934 /workspace/coverage/cover_reg_top/81.xbar_smoke_zero_delays.569932710 Dec 31 01:43:08 PM PST 23 Dec 31 01:43:17 PM PST 23 40076117 ps
T935 /workspace/coverage/cover_reg_top/83.xbar_smoke.1518352105 Dec 31 01:43:16 PM PST 23 Dec 31 01:43:22 PM PST 23 40027880 ps
T936 /workspace/coverage/cover_reg_top/12.xbar_smoke_large_delays.2903578710 Dec 31 01:35:31 PM PST 23 Dec 31 01:36:53 PM PST 23 7661507529 ps
T937 /workspace/coverage/cover_reg_top/92.xbar_same_source.2947759783 Dec 31 01:45:16 PM PST 23 Dec 31 01:45:57 PM PST 23 444478289 ps
T938 /workspace/coverage/cover_reg_top/80.xbar_stress_all_with_reset_error.3381242810 Dec 31 01:43:12 PM PST 23 Dec 31 01:43:28 PM PST 23 41513561 ps
T939 /workspace/coverage/cover_reg_top/9.xbar_smoke_zero_delays.1788627119 Dec 31 01:35:20 PM PST 23 Dec 31 01:35:28 PM PST 23 47814877 ps
T940 /workspace/coverage/cover_reg_top/89.xbar_access_same_device_slow_rsp.2061182789 Dec 31 01:44:06 PM PST 23 Dec 31 02:09:42 PM PST 23 88121183313 ps
T941 /workspace/coverage/cover_reg_top/22.xbar_random_zero_delays.1726993767 Dec 31 01:37:09 PM PST 23 Dec 31 01:37:23 PM PST 23 130783105 ps
T942 /workspace/coverage/cover_reg_top/56.xbar_access_same_device.3957539288 Dec 31 01:40:53 PM PST 23 Dec 31 01:41:35 PM PST 23 501625839 ps
T943 /workspace/coverage/cover_reg_top/65.xbar_access_same_device_slow_rsp.1531483090 Dec 31 01:41:23 PM PST 23 Dec 31 01:52:30 PM PST 23 40139742217 ps
T944 /workspace/coverage/cover_reg_top/74.xbar_unmapped_addr.1427646449 Dec 31 01:42:49 PM PST 23 Dec 31 01:43:15 PM PST 23 190419938 ps
T945 /workspace/coverage/cover_reg_top/97.xbar_smoke_large_delays.289607605 Dec 31 01:44:40 PM PST 23 Dec 31 01:46:23 PM PST 23 9296817936 ps
T946 /workspace/coverage/cover_reg_top/9.xbar_stress_all_with_error.1615397888 Dec 31 01:35:09 PM PST 23 Dec 31 01:37:17 PM PST 23 1913099734 ps
T366 /workspace/coverage/cover_reg_top/18.xbar_stress_all_with_reset_error.2579095204 Dec 31 01:36:35 PM PST 23 Dec 31 01:37:31 PM PST 23 197982940 ps
T947 /workspace/coverage/cover_reg_top/65.xbar_smoke_slow_rsp.3120190233 Dec 31 01:41:25 PM PST 23 Dec 31 01:43:00 PM PST 23 6004462840 ps
T948 /workspace/coverage/cover_reg_top/77.xbar_random.3389989623 Dec 31 01:43:12 PM PST 23 Dec 31 01:43:38 PM PST 23 294673693 ps
T949 /workspace/coverage/cover_reg_top/88.xbar_smoke_large_delays.2182968359 Dec 31 01:43:32 PM PST 23 Dec 31 01:45:06 PM PST 23 8264399570 ps
T950 /workspace/coverage/cover_reg_top/8.xbar_error_random.3344659028 Dec 31 01:35:09 PM PST 23 Dec 31 01:35:22 PM PST 23 120590008 ps
T951 /workspace/coverage/cover_reg_top/3.xbar_random_slow_rsp.3745211000 Dec 31 01:34:24 PM PST 23 Dec 31 01:48:12 PM PST 23 51627904863 ps
T952 /workspace/coverage/cover_reg_top/86.xbar_stress_all_with_error.4269138846 Dec 31 01:43:33 PM PST 23 Dec 31 01:50:42 PM PST 23 12933517272 ps
T953 /workspace/coverage/cover_reg_top/70.xbar_unmapped_addr.3051231029 Dec 31 01:41:56 PM PST 23 Dec 31 01:43:01 PM PST 23 1334418691 ps
T954 /workspace/coverage/cover_reg_top/90.xbar_smoke.2111892907 Dec 31 01:43:42 PM PST 23 Dec 31 01:43:49 PM PST 23 47291254 ps
T955 /workspace/coverage/cover_reg_top/5.xbar_stress_all_with_error.1837828865 Dec 31 01:35:15 PM PST 23 Dec 31 01:35:52 PM PST 23 547452459 ps
T956 /workspace/coverage/cover_reg_top/68.xbar_stress_all_with_error.3716014766 Dec 31 01:42:31 PM PST 23 Dec 31 01:44:01 PM PST 23 1177342000 ps
T957 /workspace/coverage/cover_reg_top/28.xbar_access_same_device.1746756490 Dec 31 01:37:41 PM PST 23 Dec 31 01:38:56 PM PST 23 1429132001 ps
T958 /workspace/coverage/cover_reg_top/34.xbar_random_slow_rsp.2435290017 Dec 31 01:38:24 PM PST 23 Dec 31 01:54:39 PM PST 23 54056559183 ps
T959 /workspace/coverage/cover_reg_top/72.xbar_stress_all_with_error.810489733 Dec 31 01:42:11 PM PST 23 Dec 31 01:45:15 PM PST 23 2388427164 ps
T357 /workspace/coverage/cover_reg_top/26.xbar_stress_all_with_reset_error.3149157764 Dec 31 01:37:49 PM PST 23 Dec 31 01:44:31 PM PST 23 9465902576 ps
T960 /workspace/coverage/cover_reg_top/31.xbar_random_slow_rsp.2021375212 Dec 31 01:39:09 PM PST 23 Dec 31 01:43:04 PM PST 23 12596343041 ps
T961 /workspace/coverage/cover_reg_top/28.xbar_error_random.2305740972 Dec 31 01:37:40 PM PST 23 Dec 31 01:38:16 PM PST 23 876604286 ps
T962 /workspace/coverage/cover_reg_top/89.xbar_same_source.3048428386 Dec 31 01:43:42 PM PST 23 Dec 31 01:43:50 PM PST 23 58172272 ps
T963 /workspace/coverage/cover_reg_top/82.xbar_random_zero_delays.4179777465 Dec 31 01:43:30 PM PST 23 Dec 31 01:43:37 PM PST 23 32027218 ps
T964 /workspace/coverage/cover_reg_top/77.xbar_error_random.580035236 Dec 31 01:43:06 PM PST 23 Dec 31 01:43:35 PM PST 23 756945938 ps
T280 /workspace/coverage/cover_reg_top/22.chip_tl_errors.3740350451 Dec 31 01:36:56 PM PST 23 Dec 31 01:47:54 PM PST 23 6552499117 ps
T965 /workspace/coverage/cover_reg_top/55.xbar_same_source.1493569296 Dec 31 01:40:40 PM PST 23 Dec 31 01:41:24 PM PST 23 1351879124 ps
T966 /workspace/coverage/cover_reg_top/32.xbar_smoke_large_delays.2102404530 Dec 31 01:39:11 PM PST 23 Dec 31 01:40:42 PM PST 23 7924238814 ps
T967 /workspace/coverage/cover_reg_top/50.xbar_smoke_slow_rsp.387870379 Dec 31 01:39:55 PM PST 23 Dec 31 01:41:12 PM PST 23 4069553331 ps
T968 /workspace/coverage/cover_reg_top/11.xbar_random_large_delays.1996570544 Dec 31 01:35:33 PM PST 23 Dec 31 01:53:18 PM PST 23 96088280808 ps
T969 /workspace/coverage/cover_reg_top/28.xbar_smoke_large_delays.2774995628 Dec 31 01:37:46 PM PST 23 Dec 31 01:39:23 PM PST 23 8502256389 ps
T970 /workspace/coverage/cover_reg_top/42.xbar_smoke_zero_delays.578359233 Dec 31 01:39:28 PM PST 23 Dec 31 01:39:34 PM PST 23 43025017 ps
T971 /workspace/coverage/cover_reg_top/70.xbar_stress_all_with_reset_error.4191845354 Dec 31 01:42:00 PM PST 23 Dec 31 01:46:40 PM PST 23 4636334222 ps
T972 /workspace/coverage/cover_reg_top/10.xbar_stress_all.3789320215 Dec 31 01:36:01 PM PST 23 Dec 31 01:40:14 PM PST 23 2922044563 ps
T973 /workspace/coverage/cover_reg_top/58.xbar_smoke_slow_rsp.1693887476 Dec 31 01:40:46 PM PST 23 Dec 31 01:41:51 PM PST 23 3724727737 ps
T974 /workspace/coverage/cover_reg_top/0.xbar_random_zero_delays.1181730179 Dec 31 01:35:07 PM PST 23 Dec 31 01:35:43 PM PST 23 445911162 ps
T975 /workspace/coverage/cover_reg_top/75.xbar_smoke_zero_delays.1067934944 Dec 31 01:42:35 PM PST 23 Dec 31 01:42:45 PM PST 23 47075465 ps
T976 /workspace/coverage/cover_reg_top/37.xbar_unmapped_addr.1401227108 Dec 31 01:39:30 PM PST 23 Dec 31 01:40:20 PM PST 23 1160005092 ps
T977 /workspace/coverage/cover_reg_top/3.xbar_stress_all.4051856419 Dec 31 01:34:19 PM PST 23 Dec 31 01:42:26 PM PST 23 12973161712 ps
T978 /workspace/coverage/cover_reg_top/67.xbar_stress_all_with_error.3413268269 Dec 31 01:41:54 PM PST 23 Dec 31 01:43:48 PM PST 23 2891827041 ps
T979 /workspace/coverage/cover_reg_top/0.xbar_random_slow_rsp.2048170352 Dec 31 01:35:04 PM PST 23 Dec 31 01:49:05 PM PST 23 46831836134 ps
T980 /workspace/coverage/cover_reg_top/88.xbar_access_same_device.2844560640 Dec 31 01:44:15 PM PST 23 Dec 31 01:46:15 PM PST 23 2885412672 ps
T981 /workspace/coverage/cover_reg_top/5.chip_csr_mem_rw_with_rand_reset.642249338 Dec 31 01:35:18 PM PST 23 Dec 31 01:41:04 PM PST 23 8280696100 ps
T982 /workspace/coverage/cover_reg_top/22.xbar_unmapped_addr.1456360407 Dec 31 01:36:58 PM PST 23 Dec 31 01:37:08 PM PST 23 35697033 ps
T983 /workspace/coverage/cover_reg_top/92.xbar_smoke_large_delays.3676711557 Dec 31 01:44:18 PM PST 23 Dec 31 01:45:53 PM PST 23 8870670729 ps
T984 /workspace/coverage/cover_reg_top/55.xbar_stress_all_with_reset_error.4169398334 Dec 31 01:40:38 PM PST 23 Dec 31 01:41:03 PM PST 23 64594711 ps
T985 /workspace/coverage/cover_reg_top/60.xbar_random_large_delays.2305982215 Dec 31 01:41:27 PM PST 23 Dec 31 01:47:11 PM PST 23 32524237871 ps
T986 /workspace/coverage/cover_reg_top/49.xbar_access_same_device_slow_rsp.1125792773 Dec 31 01:40:09 PM PST 23 Dec 31 02:02:07 PM PST 23 76654512446 ps
T987 /workspace/coverage/cover_reg_top/34.xbar_access_same_device.91554455 Dec 31 01:39:15 PM PST 23 Dec 31 01:39:28 PM PST 23 271373643 ps
T988 /workspace/coverage/cover_reg_top/12.xbar_stress_all_with_rand_reset.186931453 Dec 31 01:36:00 PM PST 23 Dec 31 01:37:23 PM PST 23 248061330 ps
T989 /workspace/coverage/cover_reg_top/63.xbar_random.2181826208 Dec 31 01:41:22 PM PST 23 Dec 31 01:41:30 PM PST 23 124800032 ps
T990 /workspace/coverage/cover_reg_top/19.xbar_same_source.4281652509 Dec 31 01:36:54 PM PST 23 Dec 31 01:37:58 PM PST 23 2048155144 ps
T991 /workspace/coverage/cover_reg_top/94.xbar_random_slow_rsp.3732785816 Dec 31 01:45:44 PM PST 23 Dec 31 01:59:38 PM PST 23 47850584804 ps
T992 /workspace/coverage/cover_reg_top/20.xbar_smoke_large_delays.2842424854 Dec 31 01:36:33 PM PST 23 Dec 31 01:37:59 PM PST 23 8120320847 ps
T993 /workspace/coverage/cover_reg_top/2.xbar_stress_all_with_reset_error.4206300178 Dec 31 01:34:27 PM PST 23 Dec 31 01:36:06 PM PST 23 351745003 ps
T994 /workspace/coverage/cover_reg_top/98.xbar_access_same_device_slow_rsp.2313109123 Dec 31 01:44:50 PM PST 23 Dec 31 02:06:31 PM PST 23 78792345808 ps
T995 /workspace/coverage/cover_reg_top/31.xbar_smoke_slow_rsp.1420172191 Dec 31 01:39:10 PM PST 23 Dec 31 01:40:56 PM PST 23 6250854960 ps
T996 /workspace/coverage/cover_reg_top/34.xbar_error_random.2634608487 Dec 31 01:39:19 PM PST 23 Dec 31 01:40:43 PM PST 23 2396199787 ps
T997 /workspace/coverage/cover_reg_top/77.xbar_same_source.2833454603 Dec 31 01:42:32 PM PST 23 Dec 31 01:43:44 PM PST 23 2321974661 ps
T998 /workspace/coverage/cover_reg_top/73.xbar_access_same_device.1834762767 Dec 31 01:42:14 PM PST 23 Dec 31 01:42:27 PM PST 23 238027883 ps
T999 /workspace/coverage/cover_reg_top/36.xbar_access_same_device.1605294811 Dec 31 01:39:19 PM PST 23 Dec 31 01:41:00 PM PST 23 2261112241 ps
T1000 /workspace/coverage/cover_reg_top/57.xbar_stress_all.1913085110 Dec 31 01:40:55 PM PST 23 Dec 31 01:42:48 PM PST 23 3250950099 ps
T1001 /workspace/coverage/cover_reg_top/79.xbar_random_large_delays.1569057431 Dec 31 01:43:14 PM PST 23 Dec 31 01:56:09 PM PST 23 70251845104 ps
T1002 /workspace/coverage/cover_reg_top/15.xbar_smoke.581698234 Dec 31 01:36:12 PM PST 23 Dec 31 01:36:22 PM PST 23 214084491 ps
T1003 /workspace/coverage/cover_reg_top/55.xbar_access_same_device.1559601384 Dec 31 01:40:41 PM PST 23 Dec 31 01:41:49 PM PST 23 535484206 ps
T1004 /workspace/coverage/cover_reg_top/28.xbar_smoke_slow_rsp.771516190 Dec 31 01:37:41 PM PST 23 Dec 31 01:39:36 PM PST 23 6128825566 ps
T1005 /workspace/coverage/cover_reg_top/33.xbar_access_same_device.51529021 Dec 31 01:39:15 PM PST 23 Dec 31 01:40:37 PM PST 23 1115275011 ps
T1006 /workspace/coverage/cover_reg_top/75.xbar_access_same_device.3069235000 Dec 31 01:42:34 PM PST 23 Dec 31 01:43:54 PM PST 23 2079081637 ps
T1007 /workspace/coverage/cover_reg_top/92.xbar_access_same_device.853945290 Dec 31 01:44:40 PM PST 23 Dec 31 01:46:49 PM PST 23 3023496485 ps
T1008 /workspace/coverage/cover_reg_top/37.xbar_stress_all_with_reset_error.2997949720 Dec 31 01:39:28 PM PST 23 Dec 31 01:45:39 PM PST 23 4832269507 ps
T1009 /workspace/coverage/cover_reg_top/14.chip_csr_mem_rw_with_rand_reset.2504731704 Dec 31 01:36:09 PM PST 23 Dec 31 01:40:53 PM PST 23 6573601850 ps
T1010 /workspace/coverage/cover_reg_top/72.xbar_smoke_large_delays.1053531032 Dec 31 01:42:15 PM PST 23 Dec 31 01:43:31 PM PST 23 7069492345 ps
T1011 /workspace/coverage/cover_reg_top/34.xbar_smoke_zero_delays.3492388969 Dec 31 01:38:22 PM PST 23 Dec 31 01:38:28 PM PST 23 31348891 ps
T1012 /workspace/coverage/cover_reg_top/43.xbar_random_slow_rsp.413731795 Dec 31 01:40:14 PM PST 23 Dec 31 01:44:33 PM PST 23 15524161157 ps
T1013 /workspace/coverage/cover_reg_top/14.xbar_access_same_device_slow_rsp.1215984470 Dec 31 01:36:05 PM PST 23 Dec 31 01:57:40 PM PST 23 77038540083 ps
T1014 /workspace/coverage/cover_reg_top/13.xbar_stress_all_with_error.2878559938 Dec 31 01:36:33 PM PST 23 Dec 31 01:37:52 PM PST 23 2215795398 ps
T1015 /workspace/coverage/cover_reg_top/19.xbar_smoke_zero_delays.2057976244 Dec 31 01:36:42 PM PST 23 Dec 31 01:36:49 PM PST 23 42953046 ps
T1016 /workspace/coverage/cover_reg_top/4.chip_csr_bit_bash.1041200837 Dec 31 01:34:35 PM PST 23 Dec 31 01:52:36 PM PST 23 10831014825 ps
T1017 /workspace/coverage/cover_reg_top/38.xbar_smoke_zero_delays.2837083585 Dec 31 01:38:32 PM PST 23 Dec 31 01:38:40 PM PST 23 55427789 ps
T1018 /workspace/coverage/cover_reg_top/1.xbar_stress_all_with_error.1003750038 Dec 31 01:33:52 PM PST 23 Dec 31 01:36:57 PM PST 23 2344131059 ps
T1019 /workspace/coverage/cover_reg_top/6.xbar_random_large_delays.3549971466 Dec 31 01:34:59 PM PST 23 Dec 31 01:51:14 PM PST 23 97005505758 ps
T1020 /workspace/coverage/cover_reg_top/68.xbar_random_large_delays.9158943 Dec 31 01:41:58 PM PST 23 Dec 31 01:52:58 PM PST 23 66493916258 ps
T281 /workspace/coverage/cover_reg_top/0.chip_tl_errors.321905833 Dec 31 01:34:00 PM PST 23 Dec 31 01:39:54 PM PST 23 4557357102 ps
T1021 /workspace/coverage/cover_reg_top/32.xbar_error_random.2275810512 Dec 31 01:38:04 PM PST 23 Dec 31 01:38:45 PM PST 23 1162332477 ps
T1022 /workspace/coverage/cover_reg_top/70.xbar_stress_all.2496208593 Dec 31 01:41:55 PM PST 23 Dec 31 01:42:14 PM PST 23 163144150 ps
T1023 /workspace/coverage/cover_reg_top/29.xbar_smoke.2399198687 Dec 31 01:37:37 PM PST 23 Dec 31 01:37:46 PM PST 23 48440100 ps
T1024 /workspace/coverage/cover_reg_top/0.xbar_random.2065878968 Dec 31 01:34:44 PM PST 23 Dec 31 01:35:43 PM PST 23 1570718084 ps
T1025 /workspace/coverage/cover_reg_top/61.xbar_error_and_unmapped_addr.767280950 Dec 31 01:41:55 PM PST 23 Dec 31 01:42:40 PM PST 23 922409760 ps
T1026 /workspace/coverage/cover_reg_top/84.xbar_error_and_unmapped_addr.2612963239 Dec 31 01:43:31 PM PST 23 Dec 31 01:43:38 PM PST 23 22242391 ps
T1027 /workspace/coverage/cover_reg_top/17.xbar_smoke_zero_delays.4275642663 Dec 31 01:36:05 PM PST 23 Dec 31 01:36:12 PM PST 23 45655569 ps
T1028 /workspace/coverage/cover_reg_top/66.xbar_error_random.4229425116 Dec 31 01:42:14 PM PST 23 Dec 31 01:43:14 PM PST 23 1869172000 ps
T1029 /workspace/coverage/cover_reg_top/14.xbar_stress_all_with_rand_reset.1275461972 Dec 31 01:36:08 PM PST 23 Dec 31 01:40:56 PM PST 23 3239009601 ps
T1030 /workspace/coverage/cover_reg_top/42.xbar_unmapped_addr.227855260 Dec 31 01:40:06 PM PST 23 Dec 31 01:40:29 PM PST 23 151591587 ps
T1031 /workspace/coverage/cover_reg_top/8.xbar_access_same_device_slow_rsp.2605525533 Dec 31 01:34:59 PM PST 23 Dec 31 01:42:48 PM PST 23 27082596253 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%