Unified Coverage Report :: Module :: top_earlgrey

Module : top_earlgrey

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
83.58	92.47		58.27			100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_systems_top_earlgrey_0.1/rtl/autogen/top_earlgrey.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.top_earlgrey	93.16	92.47		87.00			100.00

---

Module Instance : tb.dut.top_earlgrey

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
93.16	92.47		87.00			100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
85.82	90.62	78.59	90.17		91.87	77.87

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
92.83	80.00	100.00	98.48				dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
clk_ctrl_and_main_pd_sva_if	100.00			100.00
u_adc_ctrl_aon	90.74			90.74
u_aes	96.90			96.90
u_alert_handler	97.46			97.46
u_aon_timer_aon	90.45			90.45
u_clkmgr_aon	95.10			95.10
u_csrng	96.93			96.93
u_dft_tap_breakout	100.00	100.00		100.00
u_edn0	95.61			95.61
u_edn1	92.86			92.86
u_entropy_src	89.23			89.23
u_flash_ctrl	95.60			95.60
u_gpio	94.44			94.44
u_hmac	84.81			84.81
u_i2c0	84.48			84.48
u_i2c1	84.57			84.57
u_i2c2	84.57			84.57
u_keymgr	89.29			89.29
u_kmac	99.29			99.29
u_lc_ctrl	92.23			92.23
u_otbn	98.03			98.03
u_otp_ctrl	84.32			84.32
u_pattgen	90.00			90.00
u_pinmux_aon	84.08	88.49	75.38	97.99		90.81	67.72
u_pwm_aon	88.89			88.89
u_pwrmgr_aon	93.04			93.04
u_rom_ctrl	94.62			94.62
u_rstmgr_aon	91.79			91.79
u_rv_core_ibex	89.00	94.18	75.50	89.90		93.28	92.14
u_rv_dm	64.39			64.39
u_rv_plic	91.46	93.89	83.58	90.81		92.60	96.43
u_rv_timer	89.73			89.73
u_sensor_ctrl_aon	91.28	93.47	87.57	79.58		95.77	100.00
u_spi_device	88.66			88.66
u_spi_host0	84.66			84.66
u_spi_host1	85.80			85.80
u_sram_ctrl_main	93.84			93.84
u_sram_ctrl_ret_aon	94.37			94.37
u_sysrst_ctrl_aon	91.02			91.02
u_uart0	90.13			90.13
u_uart1	89.54			89.54
u_uart2	89.54			89.54
u_uart3	89.61			89.61
u_usbdev	82.35			82.35
u_xbar_main	81.08			81.08
u_xbar_peri	89.94			89.94

Line Coverage for Module : top_earlgrey

	Line No.	Total	Covered	Percent
TOTAL		279	258	92.47
CONT_ASSIGN	758	1	1	100.00
CONT_ASSIGN	759	1	1	100.00
CONT_ASSIGN	760	1	1	100.00
CONT_ASSIGN	761	1	0	0.00
CONT_ASSIGN	762	1	0	0.00
CONT_ASSIGN	763	1	0	0.00
CONT_ASSIGN	764	1	0	0.00
CONT_ASSIGN	765	1	0	0.00
CONT_ASSIGN	778	1	1	100.00
CONT_ASSIGN	779	1	0	0.00
CONT_ASSIGN	780	1	0	0.00
CONT_ASSIGN	781	1	0	0.00
CONT_ASSIGN	782	1	0	0.00
CONT_ASSIGN	783	1	0	0.00
CONT_ASSIGN	784	1	0	0.00
CONT_ASSIGN	785	1	0	0.00
CONT_ASSIGN	799	1	1	100.00
CONT_ASSIGN	801	1	1	100.00
CONT_ASSIGN	803	1	1	100.00
CONT_ASSIGN	805	1	1	100.00
CONT_ASSIGN	807	1	1	100.00
CONT_ASSIGN	809	1	1	100.00
CONT_ASSIGN	813	1	1	100.00
CONT_ASSIGN	823	1	1	100.00
CONT_ASSIGN	824	1	1	100.00
CONT_ASSIGN	828	1	1	100.00
CONT_ASSIGN	852	1	1	100.00
CONT_ASSIGN	853	1	1	100.00
CONT_ASSIGN	855	1	1	100.00
CONT_ASSIGN	856	1	1	100.00
CONT_ASSIGN	858	1	1	100.00
CONT_ASSIGN	859	1	1	100.00
CONT_ASSIGN	861	1	1	100.00
CONT_ASSIGN	862	1	1	100.00
CONT_ASSIGN	864	1	1	100.00
CONT_ASSIGN	865	1	1	100.00
CONT_ASSIGN	867	1	1	100.00
CONT_ASSIGN	868	1	1	100.00
CONT_ASSIGN	870	1	1	100.00
CONT_ASSIGN	871	1	1	100.00
CONT_ASSIGN	873	1	1	100.00
CONT_ASSIGN	874	1	1	100.00
CONT_ASSIGN	876	1	1	100.00
CONT_ASSIGN	877	1	1	100.00
CONT_ASSIGN	879	1	1	100.00
CONT_ASSIGN	880	1	1	100.00
CONT_ASSIGN	882	1	0	0.00
CONT_ASSIGN	883	1	1	100.00
CONT_ASSIGN	885	1	0	0.00
CONT_ASSIGN	886	1	1	100.00
CONT_ASSIGN	888	1	1	100.00
CONT_ASSIGN	889	1	1	100.00
CONT_ASSIGN	891	1	1	100.00
CONT_ASSIGN	892	1	1	100.00
CONT_ASSIGN	894	1	1	100.00
CONT_ASSIGN	895	1	1	100.00
CONT_ASSIGN	897	1	1	100.00
CONT_ASSIGN	898	1	1	100.00
CONT_ASSIGN	900	1	1	100.00
CONT_ASSIGN	901	1	1	100.00
CONT_ASSIGN	903	1	1	100.00
CONT_ASSIGN	904	1	1	100.00
CONT_ASSIGN	906	1	1	100.00
CONT_ASSIGN	907	1	1	100.00
CONT_ASSIGN	909	1	1	100.00
CONT_ASSIGN	910	1	1	100.00
CONT_ASSIGN	912	1	1	100.00
CONT_ASSIGN	913	1	1	100.00
CONT_ASSIGN	915	1	1	100.00
CONT_ASSIGN	916	1	1	100.00
CONT_ASSIGN	918	1	1	100.00
CONT_ASSIGN	919	1	1	100.00
CONT_ASSIGN	921	1	1	100.00
CONT_ASSIGN	922	1	1	100.00
CONT_ASSIGN	928	0	0
CONT_ASSIGN	930	0	0
CONT_ASSIGN	932	0	0
CONT_ASSIGN	934	0	0
CONT_ASSIGN	936	0	0
CONT_ASSIGN	938	0	0
CONT_ASSIGN	940	0	0
CONT_ASSIGN	942	0	0
CONT_ASSIGN	944	0	0
CONT_ASSIGN	946	0	0
CONT_ASSIGN	948	0	0
CONT_ASSIGN	950	0	0
CONT_ASSIGN	952	0	0
CONT_ASSIGN	954	0	0
CONT_ASSIGN	956	0	0
CONT_ASSIGN	958	0	0
CONT_ASSIGN	960	0	0
CONT_ASSIGN	962	0	0
CONT_ASSIGN	964	0	0
CONT_ASSIGN	966	0	0
CONT_ASSIGN	968	0	0
CONT_ASSIGN	970	0	0
CONT_ASSIGN	972	0	0
CONT_ASSIGN	974	0	0
CONT_ASSIGN	976	0	0
CONT_ASSIGN	978	0	0
CONT_ASSIGN	980	0	0
CONT_ASSIGN	982	0	0
CONT_ASSIGN	984	0	0
CONT_ASSIGN	986	0	0
CONT_ASSIGN	988	0	0
CONT_ASSIGN	990	0	0
CONT_ASSIGN	992	0	0
CONT_ASSIGN	994	0	0
CONT_ASSIGN	996	0	0
CONT_ASSIGN	998	0	0
CONT_ASSIGN	1000	0	0
CONT_ASSIGN	1002	0	0
CONT_ASSIGN	1004	0	0
CONT_ASSIGN	1006	0	0
CONT_ASSIGN	1008	0	0
CONT_ASSIGN	1010	0	0
CONT_ASSIGN	1012	0	0
CONT_ASSIGN	1014	0	0
CONT_ASSIGN	1016	0	0
CONT_ASSIGN	1018	0	0
CONT_ASSIGN	1020	0	0
CONT_ASSIGN	2664	1	1	100.00
CONT_ASSIGN	3068	1	1	100.00
CONT_ASSIGN	3069	1	1	100.00
CONT_ASSIGN	3070	1	1	100.00
CONT_ASSIGN	3071	1	1	100.00
CONT_ASSIGN	3072	1	1	100.00
CONT_ASSIGN	3073	1	1	100.00
CONT_ASSIGN	3074	1	1	100.00
CONT_ASSIGN	3075	1	1	100.00
CONT_ASSIGN	3076	1	1	100.00
CONT_ASSIGN	3077	1	1	100.00
CONT_ASSIGN	3078	1	1	100.00
CONT_ASSIGN	3079	1	1	100.00
CONT_ASSIGN	3080	1	1	100.00
CONT_ASSIGN	3081	1	1	100.00
CONT_ASSIGN	3082	1	1	100.00
CONT_ASSIGN	3083	1	1	100.00
CONT_ASSIGN	3084	1	1	100.00
CONT_ASSIGN	3085	1	1	100.00
CONT_ASSIGN	3086	1	1	100.00
CONT_ASSIGN	3087	1	1	100.00
CONT_ASSIGN	3088	1	1	100.00
CONT_ASSIGN	3089	1	1	100.00
CONT_ASSIGN	3090	1	1	100.00
CONT_ASSIGN	3091	1	1	100.00
CONT_ASSIGN	3092	1	1	100.00
CONT_ASSIGN	3093	1	1	100.00
CONT_ASSIGN	3094	1	1	100.00
CONT_ASSIGN	3095	1	1	100.00
CONT_ASSIGN	3096	1	1	100.00
CONT_ASSIGN	3097	1	1	100.00
CONT_ASSIGN	3098	1	1	100.00
CONT_ASSIGN	3099	1	1	100.00
CONT_ASSIGN	3100	1	1	100.00
CONT_ASSIGN	3101	1	1	100.00
CONT_ASSIGN	3102	1	1	100.00
CONT_ASSIGN	3103	1	1	100.00
CONT_ASSIGN	3104	1	1	100.00
CONT_ASSIGN	3105	1	1	100.00
CONT_ASSIGN	3106	1	1	100.00
CONT_ASSIGN	3107	1	1	100.00
CONT_ASSIGN	3108	1	1	100.00
CONT_ASSIGN	3109	1	1	100.00
CONT_ASSIGN	3110	1	1	100.00
CONT_ASSIGN	3111	1	1	100.00
CONT_ASSIGN	3112	1	1	100.00
CONT_ASSIGN	3113	1	1	100.00
CONT_ASSIGN	3114	1	1	100.00
CONT_ASSIGN	3115	1	1	100.00
CONT_ASSIGN	3116	1	1	100.00
CONT_ASSIGN	3117	1	1	100.00
CONT_ASSIGN	3118	1	1	100.00
CONT_ASSIGN	3119	1	1	100.00
CONT_ASSIGN	3120	1	1	100.00
CONT_ASSIGN	3121	1	1	100.00
CONT_ASSIGN	3122	1	1	100.00
CONT_ASSIGN	3123	1	1	100.00
CONT_ASSIGN	3124	1	1	100.00
CONT_ASSIGN	3127	1	1	100.00
CONT_ASSIGN	3128	1	1	100.00
CONT_ASSIGN	3129	1	1	100.00
CONT_ASSIGN	3130	1	1	100.00
CONT_ASSIGN	3131	1	1	100.00
CONT_ASSIGN	3132	1	1	100.00
CONT_ASSIGN	3133	1	1	100.00
CONT_ASSIGN	3134	1	1	100.00
CONT_ASSIGN	3135	1	1	100.00
CONT_ASSIGN	3136	1	1	100.00
CONT_ASSIGN	3137	1	1	100.00
CONT_ASSIGN	3138	1	1	100.00
CONT_ASSIGN	3139	1	1	100.00
CONT_ASSIGN	3140	1	1	100.00
CONT_ASSIGN	3141	1	1	100.00
CONT_ASSIGN	3142	1	1	100.00
CONT_ASSIGN	3143	1	1	100.00
CONT_ASSIGN	3144	1	1	100.00
CONT_ASSIGN	3145	1	1	100.00
CONT_ASSIGN	3146	1	1	100.00
CONT_ASSIGN	3147	1	1	100.00
CONT_ASSIGN	3148	1	1	100.00
CONT_ASSIGN	3149	1	1	100.00
CONT_ASSIGN	3150	1	1	100.00
CONT_ASSIGN	3151	1	1	100.00
CONT_ASSIGN	3152	1	1	100.00
CONT_ASSIGN	3153	1	1	100.00
CONT_ASSIGN	3154	1	1	100.00
CONT_ASSIGN	3155	1	1	100.00
CONT_ASSIGN	3156	1	1	100.00
CONT_ASSIGN	3157	1	1	100.00
CONT_ASSIGN	3158	1	1	100.00
CONT_ASSIGN	3159	0	0
CONT_ASSIGN	3160	0	0
CONT_ASSIGN	3161	0	0
CONT_ASSIGN	3162	0	0
CONT_ASSIGN	3163	0	0
CONT_ASSIGN	3164	0	0
CONT_ASSIGN	3165	1	1	100.00
CONT_ASSIGN	3166	1	1	100.00
CONT_ASSIGN	3167	1	0	0.00
CONT_ASSIGN	3168	1	1	100.00
CONT_ASSIGN	3169	1	1	100.00
CONT_ASSIGN	3170	1	1	100.00
CONT_ASSIGN	3171	1	1	100.00
CONT_ASSIGN	3172	1	1	100.00
CONT_ASSIGN	3173	1	1	100.00
CONT_ASSIGN	3174	1	1	100.00
CONT_ASSIGN	3175	1	1	100.00
CONT_ASSIGN	3176	1	1	100.00
CONT_ASSIGN	3177	1	1	100.00
CONT_ASSIGN	3178	1	1	100.00
CONT_ASSIGN	3179	1	0	0.00
CONT_ASSIGN	3180	0	0
CONT_ASSIGN	3181	0	0
CONT_ASSIGN	3182	0	0
CONT_ASSIGN	3183	0	0
CONT_ASSIGN	3184	0	0
CONT_ASSIGN	3185	0	0
CONT_ASSIGN	3186	0	0
CONT_ASSIGN	3187	0	0
CONT_ASSIGN	3188	0	0
CONT_ASSIGN	3189	1	1	100.00
CONT_ASSIGN	3190	1	1	100.00
CONT_ASSIGN	3191	1	1	100.00
CONT_ASSIGN	3192	1	1	100.00
CONT_ASSIGN	3193	1	1	100.00
CONT_ASSIGN	3194	1	1	100.00
CONT_ASSIGN	3195	1	0	0.00
CONT_ASSIGN	3196	1	1	100.00
CONT_ASSIGN	3197	1	1	100.00
CONT_ASSIGN	3198	1	1	100.00
CONT_ASSIGN	3199	1	1	100.00
CONT_ASSIGN	3200	1	1	100.00
CONT_ASSIGN	3201	1	1	100.00
CONT_ASSIGN	3204	1	1	100.00
CONT_ASSIGN	3205	1	1	100.00
CONT_ASSIGN	3206	1	1	100.00
CONT_ASSIGN	3207	1	1	100.00
CONT_ASSIGN	3208	1	1	100.00
CONT_ASSIGN	3209	1	1	100.00
CONT_ASSIGN	3210	1	1	100.00
CONT_ASSIGN	3211	1	1	100.00
CONT_ASSIGN	3212	1	1	100.00
CONT_ASSIGN	3213	1	1	100.00
CONT_ASSIGN	3214	1	1	100.00
CONT_ASSIGN	3215	1	1	100.00
CONT_ASSIGN	3216	1	1	100.00
CONT_ASSIGN	3217	1	1	100.00
CONT_ASSIGN	3218	1	1	100.00
CONT_ASSIGN	3219	1	1	100.00
CONT_ASSIGN	3220	1	1	100.00
CONT_ASSIGN	3221	1	1	100.00
CONT_ASSIGN	3222	1	1	100.00
CONT_ASSIGN	3223	1	1	100.00
CONT_ASSIGN	3224	1	1	100.00
CONT_ASSIGN	3225	1	1	100.00
CONT_ASSIGN	3226	1	1	100.00
CONT_ASSIGN	3227	1	1	100.00
CONT_ASSIGN	3228	1	1	100.00
CONT_ASSIGN	3229	1	1	100.00
CONT_ASSIGN	3230	1	1	100.00
CONT_ASSIGN	3231	1	1	100.00
CONT_ASSIGN	3232	1	1	100.00
CONT_ASSIGN	3233	1	1	100.00
CONT_ASSIGN	3234	1	1	100.00
CONT_ASSIGN	3235	1	1	100.00
CONT_ASSIGN	3236	1	1	100.00
CONT_ASSIGN	3237	1	1	100.00
CONT_ASSIGN	3238	1	1	100.00
CONT_ASSIGN	3239	1	1	100.00
CONT_ASSIGN	3240	1	1	100.00
CONT_ASSIGN	3241	1	1	100.00
CONT_ASSIGN	3242	1	1	100.00
CONT_ASSIGN	3243	1	1	100.00
CONT_ASSIGN	3244	1	1	100.00
CONT_ASSIGN	3245	1	1	100.00
CONT_ASSIGN	3246	0	0
CONT_ASSIGN	3247	0	0
CONT_ASSIGN	3248	0	0
CONT_ASSIGN	3249	0	0
CONT_ASSIGN	3250	0	0
CONT_ASSIGN	3251	0	0
CONT_ASSIGN	3252	0	0
CONT_ASSIGN	3253	0	0
CONT_ASSIGN	3254	1	1	100.00
CONT_ASSIGN	3255	1	1	100.00
CONT_ASSIGN	3256	1	0	0.00
CONT_ASSIGN	3257	0	0
CONT_ASSIGN	3258	0	0
CONT_ASSIGN	3259	0	0
CONT_ASSIGN	3260	0	0
CONT_ASSIGN	3261	0	0
CONT_ASSIGN	3262	0	0
CONT_ASSIGN	3263	0	0
CONT_ASSIGN	3264	0	0
CONT_ASSIGN	3265	0	0
CONT_ASSIGN	3266	0	0
CONT_ASSIGN	3267	0	0
CONT_ASSIGN	3268	0	0
CONT_ASSIGN	3269	0	0
CONT_ASSIGN	3270	0	0
CONT_ASSIGN	3271	0	0
CONT_ASSIGN	3272	1	1	100.00
CONT_ASSIGN	3273	0	0
CONT_ASSIGN	3274	0	0
CONT_ASSIGN	3275	0	0
CONT_ASSIGN	3276	0	0
CONT_ASSIGN	3277	0	0
CONT_ASSIGN	3278	0	0
CONT_ASSIGN	3282	1	1	100.00
CONT_ASSIGN	3283	1	1	100.00
CONT_ASSIGN	3284	1	1	100.00
CONT_ASSIGN	3285	1	1	100.00
CONT_ASSIGN	3286	1	1	100.00
CONT_ASSIGN	3287	1	1	100.00
CONT_ASSIGN	3288	1	1	100.00
CONT_ASSIGN	3289	1	1	100.00
CONT_ASSIGN	3290	1	1	100.00
CONT_ASSIGN	3291	1	1	100.00
CONT_ASSIGN	3292	1	1	100.00
CONT_ASSIGN	3293	1	1	100.00
CONT_ASSIGN	3294	1	1	100.00
CONT_ASSIGN	3295	1	1	100.00
CONT_ASSIGN	3296	1	1	100.00
CONT_ASSIGN	3299	1	1	100.00
CONT_ASSIGN	3300	1	1	100.00
CONT_ASSIGN	3301	1	1	100.00
CONT_ASSIGN	3302	1	1	100.00
CONT_ASSIGN	3303	1	1	100.00
CONT_ASSIGN	3304	1	1	100.00
CONT_ASSIGN	3305	1	1	100.00
CONT_ASSIGN	3306	1	1	100.00
CONT_ASSIGN	3307	1	1	100.00
CONT_ASSIGN	3308	1	1	100.00
CONT_ASSIGN	3309	1	1	100.00
CONT_ASSIGN	3310	1	1	100.00
CONT_ASSIGN	3313	1	1	100.00
CONT_ASSIGN	3314	1	1	100.00
CONT_ASSIGN	3317	1	1	100.00
CONT_ASSIGN	3318	1	1	100.00
CONT_ASSIGN	3319	1	1	100.00
CONT_ASSIGN	3320	1	0	0.00
CONT_ASSIGN	3321	1	0	0.00
CONT_ASSIGN	3322	1	0	0.00
CONT_ASSIGN	3323	1	1	100.00
CONT_ASSIGN	3324	1	1	100.00
CONT_ASSIGN	3325	1	1	100.00
CONT_ASSIGN	3326	1	1	100.00
CONT_ASSIGN	3327	0	0
CONT_ASSIGN	3328	0	0
CONT_ASSIGN	3331	1	1	100.00
CONT_ASSIGN	3332	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_systems_top_earlgrey_0.1/rtl/autogen/top_earlgrey.sv' or '../src/lowrisc_systems_top_earlgrey_0.1/rtl/autogen/top_earlgrey.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
758	1	1
759	1	1
760	1	1
761	0	1
762	0	1
763	0	1
764	0	1
765	0	1
778	1	1
779	0	1
780	0	1
781	0	1
782	0	1
783	0	1
784	0	1
785	0	1
799	1	1
801	1	1
803	1	1
805	1	1
807	1	1
809	1	1
813	1	1
823	1	1
824	1	1
828	1	1
852	1	1
853	1	1
855	1	1
856	1	1
858	1	1
859	1	1
861	1	1
862	1	1
864	1	1
865	1	1
867	1	1
868	1	1
870	1	1
871	1	1
873	1	1
874	1	1
876	1	1
877	1	1
879	1	1
880	1	1
882	0	1
883	1	1
885	0	1
886	1	1
888	1	1
889	1	1
891	1	1
892	1	1
894	1	1
895	1	1
897	1	1
898	1	1
900	1	1
901	1	1
903	1	1
904	1	1
906	1	1
907	1	1
909	1	1
910	1	1
912	1	1
913	1	1
915	1	1
916	1	1
918	1	1
919	1	1
921	1	1
922	1	1
928		unreachable
930		unreachable
932		unreachable
934		unreachable
936		unreachable
938		unreachable
940		unreachable
942		unreachable
944		unreachable
946		unreachable
948		unreachable
950		unreachable
952		unreachable
954		unreachable
956		unreachable
958		unreachable
960		unreachable
962		unreachable
964		unreachable
966		unreachable
968		unreachable
970		unreachable
972		unreachable
974		unreachable
976		unreachable
978		unreachable
980		unreachable
982		unreachable
984		unreachable
986		unreachable
988		unreachable
990		unreachable
992		unreachable
994		unreachable
996		unreachable
998		unreachable
1000		unreachable
1002		unreachable
1004		unreachable
1006		unreachable
1008		unreachable
1010		unreachable
1012		unreachable
1014		unreachable
1016		unreachable
1018		unreachable
1020		unreachable
2664	1	1
3068	1	1
3069	1	1
3070	1	1
3071	1	1
3072	1	1
3073	1	1
3074	1	1
3075	1	1
3076	1	1
3077	1	1
3078	1	1
3079	1	1
3080	1	1
3081	1	1
3082	1	1
3083	1	1
3084	1	1
3085	1	1
3086	1	1
3087	1	1
3088	1	1
3089	1	1
3090	1	1
3091	1	1
3092	1	1
3093	1	1
3094	1	1
3095	1	1
3096	1	1
3097	1	1
3098	1	1
3099	1	1
3100	1	1
3101	1	1
3102	1	1
3103	1	1
3104	1	1
3105	1	1
3106	1	1
3107	1	1
3108	1	1
3109	1	1
3110	1	1
3111	1	1
3112	1	1
3113	1	1
3114	1	1
3115	1	1
3116	1	1
3117	1	1
3118	1	1
3119	1	1
3120	1	1
3121	1	1
3122	1	1
3123	1	1
3124	1	1
3127	1	1
3128	1	1
3129	1	1
3130	1	1
3131	1	1
3132	1	1
3133	1	1
3134	1	1
3135	1	1
3136	1	1
3137	1	1
3138	1	1
3139	1	1
3140	1	1
3141	1	1
3142	1	1
3143	1	1
3144	1	1
3145	1	1
3146	1	1
3147	1	1
3148	1	1
3149	1	1
3150	1	1
3151	1	1
3152	1	1
3153	1	1
3154	1	1
3155	1	1
3156	1	1
3157	1	1
3158	1	1
3159		unreachable
3160		unreachable
3161		unreachable
3162		unreachable
3163		unreachable
3164		unreachable
3165	1	1
3166	1	1
3167	0	1
3168	1	1
3169	1	1
3170	1	1
3171	1	1
3172	1	1
3173	1	1
3174	1	1
3175	1	1
3176	1	1
3177	1	1
3178	1	1
3179	0	1
3180		unreachable
3181		unreachable
3182		unreachable
3183		unreachable
3184		unreachable
3185		unreachable
3186		unreachable
3187		unreachable
3188		unreachable
3189	1	1
3190	1	1
3191	1	1
3192	1	1
3193	1	1
3194	1	1
3195	0	1
3196	1	1
3197	1	1
3198	1	1
3199	1	1
3200	1	1
3201	1	1
3204	1	1
3205	1	1
3206	1	1
3207	1	1
3208	1	1
3209	1	1
3210	1	1
3211	1	1
3212	1	1
3213	1	1
3214	1	1
3215	1	1
3216	1	1
3217	1	1
3218	1	1
3219	1	1
3220	1	1
3221	1	1
3222	1	1
3223	1	1
3224	1	1
3225	1	1
3226	1	1
3227	1	1
3228	1	1
3229	1	1
3230	1	1
3231	1	1
3232	1	1
3233	1	1
3234	1	1
3235	1	1
3236	1	1
3237	1	1
3238	1	1
3239	1	1
3240	1	1
3241	1	1
3242	1	1
3243	1	1
3244	1	1
3245	1	1
3246		unreachable
3247		unreachable
3248		unreachable
3249		unreachable
3250		unreachable
3251		unreachable
3252		unreachable
3253		unreachable
3254	1	1
3255	1	1
3256	0	1
3257		unreachable
3258		unreachable
3259		unreachable
3260		unreachable
3261		unreachable
3262		unreachable
3263		unreachable
3264		unreachable
3265		unreachable
3266		unreachable
3267		unreachable
3268		unreachable
3269		unreachable
3270		unreachable
3271		unreachable
3272	1	1
3273		unreachable
3274		unreachable
3275		unreachable
3276		unreachable
3277		unreachable
3278		unreachable
3282	1	1
3283	1	1
3284	1	1
3285	1	1
3286	1	1
3287	1	1
3288	1	1
3289	1	1
3290	1	1
3291	1	1
3292	1	1
3293	1	1
3294	1	1
3295	1	1
3296	1	1
3299	1	1
3300	1	1
3301	1	1
3302	1	1
3303	1	1
3304	1	1
3305	1	1
3306	1	1
3307	1	1
3308	1	1
3309	1	1
3310	1	1
3313	1	1
3314	1	1
3317	1	1
3318	1	1
3319	1	1
3320	0	1
3321	0	1
3322	0	1
3323	1	1
3324	1	1
3325	1	1
3326	1	1
3327		unreachable
3328		unreachable
3331	1	1
3332	1	1

---

Toggle Coverage for Module : top_earlgrey

	Total	Covered	Percent
Totals	900	482	53.56
Total Bits	3194	1861	58.27
Total Bits 0->1	1597	934	58.48
Total Bits 1->0	1597	927	58.05

Ports	900	482	53.56
Port Bits	3194	1861	58.27
Port Bits 0->1	1597	934	58.48
Port Bits 1->0	1597	927	58.05

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
mio_in_i[46:0]	Yes	Yes	T29,T30,T31	Yes	T29,T30,T31	INPUT
mio_out_o[46:0]	Yes	Yes	T29,T40,T41	Yes	T29,T40,T23	OUTPUT
mio_oe_o[46:0]	Yes	Yes	T40,T42,T43	Yes	T29,T40,T23	OUTPUT
dio_in_i[15:0]	Yes	Yes	T32,T92,T23	Yes	T32,T33,T35	INPUT
dio_out_o[11:0]	Yes	Yes	*T32,*T23,*T33	Yes	T33,T34,T35	OUTPUT
dio_out_o[13:12]	No	No		No		OUTPUT
dio_out_o[15:14]	Yes	Yes	T26,T27,T28	Yes	T26,T27,T28	OUTPUT
dio_oe_o[15:0]	Yes	Yes	T33,T35,T39	Yes	T23,T33,T35	OUTPUT
mio_attr_o[0].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[0].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[0].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[0].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[0].keep_en	No	No		No		OUTPUT
mio_attr_o[0].schmitt_en	No	No		No		OUTPUT
mio_attr_o[0].od_en	No	No		No		OUTPUT
mio_attr_o[0].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[0].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[0].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[0].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[1].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[1].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[1].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[1].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[1].keep_en	No	No		No		OUTPUT
mio_attr_o[1].schmitt_en	No	No		No		OUTPUT
mio_attr_o[1].od_en	No	No		No		OUTPUT
mio_attr_o[1].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[1].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[1].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[1].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[2].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[2].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[2].pull_en	Yes	Yes	T44,T45,T46	Yes	T48,T49,T50	OUTPUT
mio_attr_o[2].pull_select	Yes	Yes	T44,T45,T46	Yes	T48,T49,T50	OUTPUT
mio_attr_o[2].keep_en	No	No		No		OUTPUT
mio_attr_o[2].schmitt_en	No	No		No		OUTPUT
mio_attr_o[2].od_en	No	No		No		OUTPUT
mio_attr_o[2].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[2].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[2].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[2].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[3].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[3].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[3].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[3].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[3].keep_en	No	No		No		OUTPUT
mio_attr_o[3].schmitt_en	No	No		No		OUTPUT
mio_attr_o[3].od_en	No	No		No		OUTPUT
mio_attr_o[3].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[3].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[3].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[3].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[4].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[4].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[4].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[4].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[4].keep_en	No	No		No		OUTPUT
mio_attr_o[4].schmitt_en	No	No		No		OUTPUT
mio_attr_o[4].od_en	No	No		No		OUTPUT
mio_attr_o[4].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[4].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[4].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[4].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[5].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[5].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[5].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[5].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[5].keep_en	No	No		No		OUTPUT
mio_attr_o[5].schmitt_en	No	No		No		OUTPUT
mio_attr_o[5].od_en	No	No		No		OUTPUT
mio_attr_o[5].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[5].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[5].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[5].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[6].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[6].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[6].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[6].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[6].keep_en	No	No		No		OUTPUT
mio_attr_o[6].schmitt_en	No	No		No		OUTPUT
mio_attr_o[6].od_en	No	No		No		OUTPUT
mio_attr_o[6].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[6].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[6].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[6].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[7].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[7].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[7].pull_en	Yes	Yes	T44,T45,T46	Yes	T53,T54,T55	OUTPUT
mio_attr_o[7].pull_select	Yes	Yes	T44,T45,T46	Yes	T53,T54,T55	OUTPUT
mio_attr_o[7].keep_en	No	No		No		OUTPUT
mio_attr_o[7].schmitt_en	No	No		No		OUTPUT
mio_attr_o[7].od_en	No	No		No		OUTPUT
mio_attr_o[7].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[7].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[7].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[7].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[8].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[8].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[8].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[8].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[8].keep_en	No	No		No		OUTPUT
mio_attr_o[8].schmitt_en	No	No		No		OUTPUT
mio_attr_o[8].od_en	No	No		No		OUTPUT
mio_attr_o[8].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[8].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[8].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[8].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[9].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[9].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[9].pull_en	Yes	Yes	T44,T45,T46	Yes	T48,T49,T50	OUTPUT
mio_attr_o[9].pull_select	Yes	Yes	T44,T45,T46	Yes	T48,T49,T50	OUTPUT
mio_attr_o[9].keep_en	No	No		No		OUTPUT
mio_attr_o[9].schmitt_en	No	No		No		OUTPUT
mio_attr_o[9].od_en	No	No		No		OUTPUT
mio_attr_o[9].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[9].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[9].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[9].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[10].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[10].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[10].pull_en	Yes	Yes	T44,T45,T46	Yes	T26,T56,T48	OUTPUT
mio_attr_o[10].pull_select	Yes	Yes	T44,T45,T46	Yes	T26,T56,T48	OUTPUT
mio_attr_o[10].keep_en	No	No		No		OUTPUT
mio_attr_o[10].schmitt_en	No	No		No		OUTPUT
mio_attr_o[10].od_en	No	No		No		OUTPUT
mio_attr_o[10].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[10].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[10].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[10].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[11].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[11].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[11].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[11].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[11].keep_en	No	No		No		OUTPUT
mio_attr_o[11].schmitt_en	No	No		No		OUTPUT
mio_attr_o[11].od_en	No	No		No		OUTPUT
mio_attr_o[11].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[11].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[11].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[11].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[12].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[12].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[12].pull_en	Yes	Yes	T44,T45,T46	Yes	T26,T27,T28	OUTPUT
mio_attr_o[12].pull_select	Yes	Yes	T44,T45,T46	Yes	T26,T27,T28	OUTPUT
mio_attr_o[12].keep_en	No	No		No		OUTPUT
mio_attr_o[12].schmitt_en	No	No		No		OUTPUT
mio_attr_o[12].od_en	No	No		No		OUTPUT
mio_attr_o[12].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[12].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[12].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[12].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[13].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[13].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[13].pull_en	Yes	Yes	T44,T45,T46	Yes	T27,T28,T57	OUTPUT
mio_attr_o[13].pull_select	Yes	Yes	T44,T45,T46	Yes	T27,T28,T57	OUTPUT
mio_attr_o[13].keep_en	No	No		No		OUTPUT
mio_attr_o[13].schmitt_en	No	No		No		OUTPUT
mio_attr_o[13].od_en	No	No		No		OUTPUT
mio_attr_o[13].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[13].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[13].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[13].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[14].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[14].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[14].pull_en	Yes	Yes	T44,T45,T46	Yes	T27,T28,T57	OUTPUT
mio_attr_o[14].pull_select	Yes	Yes	T44,T45,T46	Yes	T27,T28,T57	OUTPUT
mio_attr_o[14].keep_en	No	No		No		OUTPUT
mio_attr_o[14].schmitt_en	No	No		No		OUTPUT
mio_attr_o[14].od_en	No	No		No		OUTPUT
mio_attr_o[14].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[14].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[14].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[14].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[15].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[15].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[15].pull_en	Yes	Yes	T44,T45,T46	Yes	T27,T28,T57	OUTPUT
mio_attr_o[15].pull_select	Yes	Yes	T44,T45,T46	Yes	T27,T28,T57	OUTPUT
mio_attr_o[15].keep_en	No	No		No		OUTPUT
mio_attr_o[15].schmitt_en	No	No		No		OUTPUT
mio_attr_o[15].od_en	No	No		No		OUTPUT
mio_attr_o[15].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[15].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[15].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[15].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[16].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[16].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[16].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[16].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[16].keep_en	No	No		No		OUTPUT
mio_attr_o[16].schmitt_en	No	No		No		OUTPUT
mio_attr_o[16].od_en	No	No		No		OUTPUT
mio_attr_o[16].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[16].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[16].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[16].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[17].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[17].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[17].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[17].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[17].keep_en	No	No		No		OUTPUT
mio_attr_o[17].schmitt_en	No	No		No		OUTPUT
mio_attr_o[17].od_en	No	No		No		OUTPUT
mio_attr_o[17].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[17].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[17].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[17].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[18].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[18].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[18].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[18].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[18].keep_en	No	No		No		OUTPUT
mio_attr_o[18].schmitt_en	No	No		No		OUTPUT
mio_attr_o[18].od_en	No	No		No		OUTPUT
mio_attr_o[18].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[18].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[18].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[18].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[19].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[19].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[19].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[19].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[19].keep_en	No	No		No		OUTPUT
mio_attr_o[19].schmitt_en	No	No		No		OUTPUT
mio_attr_o[19].od_en	No	No		No		OUTPUT
mio_attr_o[19].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[19].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[19].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[19].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[20].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[20].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[20].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[20].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[20].keep_en	No	No		No		OUTPUT
mio_attr_o[20].schmitt_en	No	No		No		OUTPUT
mio_attr_o[20].od_en	No	No		No		OUTPUT
mio_attr_o[20].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[20].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[20].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[20].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[21].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[21].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[21].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[21].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[21].keep_en	No	No		No		OUTPUT
mio_attr_o[21].schmitt_en	No	No		No		OUTPUT
mio_attr_o[21].od_en	No	No		No		OUTPUT
mio_attr_o[21].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[21].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[21].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[21].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[22].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[22].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[22].pull_en	Yes	Yes	T5,T7,T58	Yes	T59,T5,T7	OUTPUT
mio_attr_o[22].pull_select	Yes	Yes	T59,T5,T7	Yes	T59,T5,T7	OUTPUT
mio_attr_o[22].keep_en	No	No		No		OUTPUT
mio_attr_o[22].schmitt_en	No	No		No		OUTPUT
mio_attr_o[22].od_en	No	No		No		OUTPUT
mio_attr_o[22].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[22].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[22].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[22].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[23].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[23].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[23].pull_en	Yes	Yes	T5,T7,T58	Yes	T59,T5,T7	OUTPUT
mio_attr_o[23].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[23].keep_en	No	No		No		OUTPUT
mio_attr_o[23].schmitt_en	No	No		No		OUTPUT
mio_attr_o[23].od_en	No	No		No		OUTPUT
mio_attr_o[23].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[23].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[23].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[23].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[24].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[24].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[24].pull_en	Yes	Yes	T5,T7,T58	Yes	T59,T5,T7	OUTPUT
mio_attr_o[24].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[24].keep_en	No	No		No		OUTPUT
mio_attr_o[24].schmitt_en	No	No		No		OUTPUT
mio_attr_o[24].od_en	No	No		No		OUTPUT
mio_attr_o[24].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[24].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[24].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[24].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[25].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[25].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[25].pull_en	Yes	Yes	T4,T6,T47	Yes	T1,T2,T3	OUTPUT
mio_attr_o[25].pull_select	Yes	Yes	T4,T6,T47	Yes	T1,T2,T3	OUTPUT
mio_attr_o[25].keep_en	No	No		No		OUTPUT
mio_attr_o[25].schmitt_en	No	No		No		OUTPUT
mio_attr_o[25].od_en	No	No		No		OUTPUT
mio_attr_o[25].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[25].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[25].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[25].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[26].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[26].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[26].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[26].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[26].keep_en	No	No		No		OUTPUT
mio_attr_o[26].schmitt_en	No	No		No		OUTPUT
mio_attr_o[26].od_en	No	No		No		OUTPUT
mio_attr_o[26].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[26].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[26].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[26].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[27].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[27].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[27].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[27].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[27].keep_en	No	No		No		OUTPUT
mio_attr_o[27].schmitt_en	No	No		No		OUTPUT
mio_attr_o[27].od_en	No	No		No		OUTPUT
mio_attr_o[27].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[27].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[27].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[27].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[28].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[28].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[28].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[28].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[28].keep_en	No	No		No		OUTPUT
mio_attr_o[28].schmitt_en	No	No		No		OUTPUT
mio_attr_o[28].od_en	No	No		No		OUTPUT
mio_attr_o[28].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[28].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[28].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[28].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[29].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[29].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[29].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[29].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[29].keep_en	No	No		No		OUTPUT
mio_attr_o[29].schmitt_en	No	No		No		OUTPUT
mio_attr_o[29].od_en	No	No		No		OUTPUT
mio_attr_o[29].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[29].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[29].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[29].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[30].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[30].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[30].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[30].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[30].keep_en	No	No		No		OUTPUT
mio_attr_o[30].schmitt_en	No	No		No		OUTPUT
mio_attr_o[30].od_en	No	No		No		OUTPUT
mio_attr_o[30].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[30].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[30].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[30].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[31].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[31].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[31].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[31].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[31].keep_en	No	No		No		OUTPUT
mio_attr_o[31].schmitt_en	No	No		No		OUTPUT
mio_attr_o[31].od_en	No	No		No		OUTPUT
mio_attr_o[31].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[31].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[31].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[31].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[32].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[32].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[32].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[32].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[32].keep_en	No	No		No		OUTPUT
mio_attr_o[32].schmitt_en	No	No		No		OUTPUT
mio_attr_o[32].od_en	No	No		No		OUTPUT
mio_attr_o[32].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[32].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[32].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[32].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[33].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[33].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[33].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[33].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[33].keep_en	No	No		No		OUTPUT
mio_attr_o[33].schmitt_en	No	No		No		OUTPUT
mio_attr_o[33].od_en	No	No		No		OUTPUT
mio_attr_o[33].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[33].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[33].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[33].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[34].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[34].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[34].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[34].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[34].keep_en	No	No		No		OUTPUT
mio_attr_o[34].schmitt_en	No	No		No		OUTPUT
mio_attr_o[34].od_en	No	No		No		OUTPUT
mio_attr_o[34].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[34].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[34].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[34].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[35].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[35].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[35].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[35].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[35].keep_en	No	No		No		OUTPUT
mio_attr_o[35].schmitt_en	No	No		No		OUTPUT
mio_attr_o[35].od_en	No	No		No		OUTPUT
mio_attr_o[35].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[35].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[35].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[35].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[36].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[36].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[36].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[36].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[36].keep_en	No	No		No		OUTPUT
mio_attr_o[36].schmitt_en	No	No		No		OUTPUT
mio_attr_o[36].od_en	No	No		No		OUTPUT
mio_attr_o[36].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[36].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[36].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[36].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[37].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[37].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[37].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[37].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[37].keep_en	No	No		No		OUTPUT
mio_attr_o[37].schmitt_en	No	No		No		OUTPUT
mio_attr_o[37].od_en	No	No		No		OUTPUT
mio_attr_o[37].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[37].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[37].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[37].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[38].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[38].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[38].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[38].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[38].keep_en	No	No		No		OUTPUT
mio_attr_o[38].schmitt_en	Yes	Yes	T6,T60,T61	Yes	T6,T62,T60	OUTPUT
mio_attr_o[38].od_en	No	No		No		OUTPUT
mio_attr_o[38].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[38].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[38].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[38].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[39].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[39].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[39].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[39].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[39].keep_en	No	No		No		OUTPUT
mio_attr_o[39].schmitt_en	Yes	Yes	T6,T60,T61	Yes	T6,T62,T60	OUTPUT
mio_attr_o[39].od_en	No	No		No		OUTPUT
mio_attr_o[39].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[39].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[39].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[39].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[40].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[40].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[40].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[40].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[40].keep_en	No	No		No		OUTPUT
mio_attr_o[40].schmitt_en	No	No		No		OUTPUT
mio_attr_o[40].od_en	No	No		No		OUTPUT
mio_attr_o[40].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[40].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[40].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[40].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[41].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[41].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[41].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[41].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[41].keep_en	No	No		No		OUTPUT
mio_attr_o[41].schmitt_en	No	No		No		OUTPUT
mio_attr_o[41].od_en	No	No		No		OUTPUT
mio_attr_o[41].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[41].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[41].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[41].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[42].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[42].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[42].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[42].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[42].keep_en	No	No		No		OUTPUT
mio_attr_o[42].schmitt_en	No	No		No		OUTPUT
mio_attr_o[42].od_en	No	No		No		OUTPUT
mio_attr_o[42].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[42].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[42].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[42].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[43].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[43].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[43].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[43].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[43].keep_en	No	No		No		OUTPUT
mio_attr_o[43].schmitt_en	No	No		No		OUTPUT
mio_attr_o[43].od_en	No	No		No		OUTPUT
mio_attr_o[43].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[43].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[43].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[43].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[44].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[44].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[44].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[44].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[44].keep_en	No	No		No		OUTPUT
mio_attr_o[44].schmitt_en	No	No		No		OUTPUT
mio_attr_o[44].od_en	No	No		No		OUTPUT
mio_attr_o[44].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[44].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[44].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[44].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[45].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[45].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[45].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[45].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[45].keep_en	No	No		No		OUTPUT
mio_attr_o[45].schmitt_en	No	No		No		OUTPUT
mio_attr_o[45].od_en	No	No		No		OUTPUT
mio_attr_o[45].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[45].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[45].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[45].drive_strength[3:1]	No	No		No		OUTPUT
mio_attr_o[46].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[46].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[46].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[46].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[46].keep_en	No	No		No		OUTPUT
mio_attr_o[46].schmitt_en	No	No		No		OUTPUT
mio_attr_o[46].od_en	No	No		No		OUTPUT
mio_attr_o[46].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[46].slew_rate[1:0]	No	No		No		OUTPUT
mio_attr_o[46].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[46].drive_strength[3:1]	No	No		No		OUTPUT
dio_attr_o[0].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[0].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[0].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[0].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[0].keep_en	No	No		No		OUTPUT
dio_attr_o[0].schmitt_en	No	No		No		OUTPUT
dio_attr_o[0].od_en	No	No		No		OUTPUT
dio_attr_o[0].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[0].slew_rate[1:0]	No	No		No		OUTPUT
dio_attr_o[0].drive_strength[0]	Yes	Yes	*T4,*T6,*T47	Yes	T1,T2,T3	OUTPUT
dio_attr_o[0].drive_strength[3:1]	No	No		No		OUTPUT
dio_attr_o[1].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[1].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[1].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[1].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[1].keep_en	No	No		No		OUTPUT
dio_attr_o[1].schmitt_en	No	No		No		OUTPUT
dio_attr_o[1].od_en	No	No		No		OUTPUT
dio_attr_o[1].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[1].slew_rate[1:0]	No	No		No		OUTPUT
dio_attr_o[1].drive_strength[0]	Yes	Yes	*T4,*T6,*T47	Yes	T1,T2,T3	OUTPUT
dio_attr_o[1].drive_strength[3:1]	No	No		No		OUTPUT
dio_attr_o[2].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[2].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[2].pull_en	Yes	Yes	T44,T45,T46	Yes	T26,T27,T28	OUTPUT
dio_attr_o[2].pull_select	Yes	Yes	T44,T45,T46	Yes	T26,T27,T28	OUTPUT
dio_attr_o[2].keep_en	No	No		No		OUTPUT
dio_attr_o[2].schmitt_en	No	No		No		OUTPUT
dio_attr_o[2].od_en	No	No		No		OUTPUT
dio_attr_o[2].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[2].slew_rate[1:0]	No	No		No		OUTPUT
dio_attr_o[2].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[2].drive_strength[3:1]	No	No		No		OUTPUT
dio_attr_o[3].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[3].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[3].pull_en	Yes	Yes	T44,T45,T46	Yes	T26,T27,T28	OUTPUT
dio_attr_o[3].pull_select	Yes	Yes	T44,T45,T46	Yes	T26,T27,T28	OUTPUT
dio_attr_o[3].keep_en	No	No		No		OUTPUT
dio_attr_o[3].schmitt_en	No	No		No		OUTPUT
dio_attr_o[3].od_en	No	No		No		OUTPUT
dio_attr_o[3].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[3].slew_rate[1:0]	No	No		No		OUTPUT
dio_attr_o[3].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[3].drive_strength[3:1]	No	No		No		OUTPUT
dio_attr_o[4].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[4].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[4].pull_en	Yes	Yes	T44,T45,T46	Yes	T26,T27,T28	OUTPUT
dio_attr_o[4].pull_select	Yes	Yes	T44,T45,T46	Yes	T26,T27,T28	OUTPUT
dio_attr_o[4].keep_en	No	No		No		OUTPUT
dio_attr_o[4].schmitt_en	No	No		No		OUTPUT
dio_attr_o[4].od_en	No	No		No		OUTPUT
dio_attr_o[4].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[4].slew_rate[1:0]	No	No		No		OUTPUT
dio_attr_o[4].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[4].drive_strength[3:1]	No	No		No		OUTPUT
dio_attr_o[5].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[5].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[5].pull_en	Yes	Yes	T44,T45,T46	Yes	T26,T27,T28	OUTPUT
dio_attr_o[5].pull_select	Yes	Yes	T44,T45,T46	Yes	T26,T27,T28	OUTPUT
dio_attr_o[5].keep_en	No	No		No		OUTPUT
dio_attr_o[5].schmitt_en	No	No		No		OUTPUT
dio_attr_o[5].od_en	No	No		No		OUTPUT
dio_attr_o[5].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[5].slew_rate[1:0]	No	No		No		OUTPUT
dio_attr_o[5].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[5].drive_strength[3:1]	No	No		No		OUTPUT
dio_attr_o[6].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[6].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[6].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[6].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[6].keep_en	No	No		No		OUTPUT
dio_attr_o[6].schmitt_en	No	No		No		OUTPUT
dio_attr_o[6].od_en	No	No		No		OUTPUT
dio_attr_o[6].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[6].slew_rate[1:0]	No	No		No		OUTPUT
dio_attr_o[6].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[6].drive_strength[3:1]	No	No		No		OUTPUT
dio_attr_o[7].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[7].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[7].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[7].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[7].keep_en	No	No		No		OUTPUT
dio_attr_o[7].schmitt_en	No	No		No		OUTPUT
dio_attr_o[7].od_en	No	No		No		OUTPUT
dio_attr_o[7].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[7].slew_rate[1:0]	No	No		No		OUTPUT
dio_attr_o[7].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[7].drive_strength[3:1]	No	No		No		OUTPUT
dio_attr_o[8].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[8].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[8].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[8].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[8].keep_en	No	No		No		OUTPUT
dio_attr_o[8].schmitt_en	No	No		No		OUTPUT
dio_attr_o[8].od_en	No	No		No		OUTPUT
dio_attr_o[8].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[8].slew_rate[1:0]	No	No		No		OUTPUT
dio_attr_o[8].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[8].drive_strength[3:1]	No	No		No		OUTPUT
dio_attr_o[9].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[9].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[9].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[9].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[9].keep_en	No	No		No		OUTPUT
dio_attr_o[9].schmitt_en	No	No		No		OUTPUT
dio_attr_o[9].od_en	No	No		No		OUTPUT
dio_attr_o[9].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[9].slew_rate[1:0]	No	No		No		OUTPUT
dio_attr_o[9].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[9].drive_strength[3:1]	No	No		No		OUTPUT
dio_attr_o[10].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[10].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T8,T51,T52	OUTPUT
dio_attr_o[10].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[10].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[10].keep_en	No	No		No		OUTPUT
dio_attr_o[10].schmitt_en	No	No		No		OUTPUT
dio_attr_o[10].od_en	No	No		No		OUTPUT
dio_attr_o[10].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[10].slew_rate[1:0]	No	No		No		OUTPUT
dio_attr_o[10].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[10].drive_strength[3:1]	No	No		No		OUTPUT
dio_attr_o[11].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[11].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T8,T51,T52	OUTPUT
dio_attr_o[11].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[11].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[11].keep_en	No	No		No		OUTPUT
dio_attr_o[11].schmitt_en	No	No		No		OUTPUT
dio_attr_o[11].od_en	No	No		No		OUTPUT
dio_attr_o[11].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[11].slew_rate[1:0]	No	No		No		OUTPUT
dio_attr_o[11].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[11].drive_strength[3:1]	No	No		No		OUTPUT
dio_attr_o[12].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[12].virt_od_en	No	No		No		OUTPUT
dio_attr_o[12].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[12].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[12].keep_en	No	No		No		OUTPUT
dio_attr_o[12].schmitt_en	No	No		No		OUTPUT
dio_attr_o[12].od_en	No	No		No		OUTPUT
dio_attr_o[12].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[12].slew_rate[1:0]	No	No		No		OUTPUT
dio_attr_o[12].drive_strength[3:0]	No	No		No		OUTPUT
dio_attr_o[13].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[13].virt_od_en	No	No		No		OUTPUT
dio_attr_o[13].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[13].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[13].keep_en	No	No		No		OUTPUT
dio_attr_o[13].schmitt_en	No	No		No		OUTPUT
dio_attr_o[13].od_en	No	No		No		OUTPUT
dio_attr_o[13].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[13].slew_rate[1:0]	No	No		No		OUTPUT
dio_attr_o[13].drive_strength[3:0]	No	No		No		OUTPUT
dio_attr_o[14].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[14].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[14].pull_en	Yes	Yes	T44,T45,T46	Yes	T48,T49,T50	OUTPUT
dio_attr_o[14].pull_select	Yes	Yes	T44,T45,T46	Yes	T48,T49,T50	OUTPUT
dio_attr_o[14].keep_en	No	No		No		OUTPUT
dio_attr_o[14].schmitt_en	No	No		No		OUTPUT
dio_attr_o[14].od_en	No	No		No		OUTPUT
dio_attr_o[14].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[14].slew_rate[1:0]	No	No		No		OUTPUT
dio_attr_o[14].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[14].drive_strength[3:1]	No	No		No		OUTPUT
dio_attr_o[15].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[15].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[15].pull_en	Yes	Yes	T44,T45,T46	Yes	T48,T49,T50	OUTPUT
dio_attr_o[15].pull_select	Yes	Yes	T44,T45,T46	Yes	T48,T49,T50	OUTPUT
dio_attr_o[15].keep_en	No	No		No		OUTPUT
dio_attr_o[15].schmitt_en	No	No		No		OUTPUT
dio_attr_o[15].od_en	No	No		No		OUTPUT
dio_attr_o[15].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[15].slew_rate[1:0]	No	No		No		OUTPUT
dio_attr_o[15].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[15].drive_strength[3:1]	No	No		No		OUTPUT
adc_req_o.pd	Yes	Yes	T105,T27,T118	Yes	T105,T118,T119	OUTPUT
adc_req_o.channel_sel[1:0]	Yes	Yes	T105,T27,T118	Yes	T105,T27,T118	OUTPUT
adc_rsp_i.data_valid	Yes	Yes	T105,T27,T118	Yes	T105,T27,T118	INPUT
adc_rsp_i.data[9:0]	Yes	Yes	T118,T119,T120	Yes	T118,T119,T120	INPUT
ast_edn_req_i.edn_req	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
ast_edn_rsp_o.edn_bus[31:0]	Yes	Yes	T1,T2,T22	Yes	T1,T2,T3	OUTPUT
ast_edn_rsp_o.edn_fips	Yes	Yes	T124,T125,T119	Yes	T47,T115,T124	OUTPUT
ast_edn_rsp_o.edn_ack	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
ast_lc_dft_en_o[3:0]	Yes	Yes	T4,T6,T8	Yes	T1,T2,T3	OUTPUT
obs_ctrl_i.obmen[3:0]	No	No		No		INPUT
obs_ctrl_i.obmsl[3:0]	No	No		No		INPUT
obs_ctrl_i.obgsl[3:0]	No	No		No		INPUT
ram_1p_cfg_i.rf_cfg.cfg[3:0]	No	No		No		INPUT
ram_1p_cfg_i.rf_cfg.cfg_en	No	No		No		INPUT
ram_1p_cfg_i.rf_cfg.test	No	No		No		INPUT
ram_1p_cfg_i.ram_cfg.cfg[3:0]	No	No		No		INPUT
ram_1p_cfg_i.ram_cfg.cfg_en	No	No		No		INPUT
ram_1p_cfg_i.ram_cfg.test	No	No		No		INPUT
spi_ram_2p_cfg_i.b_ram_lcfg.cfg[3:0]	No	No		No		INPUT
spi_ram_2p_cfg_i.b_ram_lcfg.cfg_en	No	No		No		INPUT
spi_ram_2p_cfg_i.b_ram_lcfg.test	No	No		No		INPUT
spi_ram_2p_cfg_i.a_ram_lcfg.cfg[3:0]	No	No		No		INPUT
spi_ram_2p_cfg_i.a_ram_lcfg.cfg_en	No	No		No		INPUT
spi_ram_2p_cfg_i.a_ram_lcfg.test	No	No		No		INPUT
spi_ram_2p_cfg_i.b_ram_fcfg.cfg[3:0]	No	No		No		INPUT
spi_ram_2p_cfg_i.b_ram_fcfg.cfg_en	No	No		No		INPUT
spi_ram_2p_cfg_i.b_ram_fcfg.test	No	No		No		INPUT
spi_ram_2p_cfg_i.a_ram_fcfg.cfg[3:0]	No	No		No		INPUT
spi_ram_2p_cfg_i.a_ram_fcfg.cfg_en	No	No		No		INPUT
spi_ram_2p_cfg_i.a_ram_fcfg.test	No	No		No		INPUT
usb_ram_1p_cfg_i.rf_cfg.cfg[3:0]	No	No		No		INPUT
usb_ram_1p_cfg_i.rf_cfg.cfg_en	No	No		No		INPUT
usb_ram_1p_cfg_i.rf_cfg.test	No	No		No		INPUT
usb_ram_1p_cfg_i.ram_cfg.cfg[3:0]	No	No		No		INPUT
usb_ram_1p_cfg_i.ram_cfg.cfg_en	No	No		No		INPUT
usb_ram_1p_cfg_i.ram_cfg.test	No	No		No		INPUT
rom_cfg_i.cfg[3:0]	No	No		No		INPUT
rom_cfg_i.cfg_en	No	No		No		INPUT
rom_cfg_i.test	No	No		No		INPUT
clk_main_jitter_en_o[3:0]	Yes	Yes	T2,T47,T110	Yes	T47,T115,T116	OUTPUT
io_clk_byp_req_o[3:0]	Yes	Yes	T6,T61,T138	Yes	T6,T61,T138	OUTPUT
io_clk_byp_ack_i[3:0]	Yes	Yes	T6,T61,T138	Yes	T6,T61,T138	INPUT
all_clk_byp_req_o[3:0]	Yes	Yes	T93,T62,T117	Yes	T62,T136,T137	OUTPUT
all_clk_byp_ack_i[3:0]	Yes	Yes	T93,T62,T117	Yes	T62,T136,T137	INPUT
hi_speed_sel_o[3:0]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
div_step_down_req_i[3:0]	Yes	Yes	T6,T62,T61	Yes	T6,T62,T61	INPUT
calib_rdy_i[3:0]	Yes	Yes	T1,T2,T3	Yes	T4,T5,T6	INPUT
flash_bist_enable_i[3:0]	Unreachable	Unreachable		Unreachable		INPUT
flash_power_down_h_i	Yes	Yes	T1,T2,T3	Yes	T8,T114,T105	INPUT
flash_power_ready_h_i	No	No		Yes	T1,T2,T3	INPUT
flash_test_mode_a_io[1:0]	No	No		Yes	T23,T24,T25	INOUT
flash_test_voltage_h_io	No	No		Yes	T23,T24,T25	INOUT
flash_obs_o[7:0]	Unreachable	Unreachable		Unreachable		OUTPUT
es_rng_req_o.rng_enable	Yes	Yes	T22,T4,T5	Yes	T1,T2,T3	OUTPUT
es_rng_rsp_i.rng_b[3:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
es_rng_rsp_i.rng_valid	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
es_rng_fips_o	Yes	Yes	T22,T121,T122	Yes	T22,T47,T123	OUTPUT
ast_tl_req_o.d_ready	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
ast_tl_req_o.a_user.data_intg[6:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
ast_tl_req_o.a_user.cmd_intg[6:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
ast_tl_req_o.a_user.instr_type[0]	Yes	Yes	*T1,*T2,*T3	Yes	T1,T2,T3	OUTPUT
ast_tl_req_o.a_user.instr_type[2:1]	No	No		No		OUTPUT
ast_tl_req_o.a_user.instr_type[3]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
ast_tl_req_o.a_user.rsvd[4:0]	Unreachable	Unreachable		Unreachable		OUTPUT
ast_tl_req_o.a_data[31:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
ast_tl_req_o.a_mask[3:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
ast_tl_req_o.a_address[31:0]	Unreachable	Unreachable		Unreachable		OUTPUT
ast_tl_req_o.a_source[5:0]	Yes	Yes	*T15,*T9,*T14	Yes	T15,T9,T14	OUTPUT
ast_tl_req_o.a_source[7:6]	Unreachable	Unreachable		Unreachable		OUTPUT
ast_tl_req_o.a_size[1:0]	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
ast_tl_req_o.a_param[2:0]	Unreachable	Unreachable		Unreachable		OUTPUT
ast_tl_req_o.a_opcode[0]	Yes	Yes	*T14,*T89,*T90	Yes	T14,T89,T90	OUTPUT
ast_tl_req_o.a_opcode[1]	No	No		No		OUTPUT
ast_tl_req_o.a_opcode[2]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
ast_tl_req_o.a_valid	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
ast_tl_rsp_i.a_ready	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
ast_tl_rsp_i.d_error	No	No		No		INPUT
ast_tl_rsp_i.d_user.data_intg[6:0]	No	No		No		INPUT
ast_tl_rsp_i.d_user.rsp_intg[1:0]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	INPUT
ast_tl_rsp_i.d_user.rsp_intg[3:2]	No	No		No		INPUT
ast_tl_rsp_i.d_user.rsp_intg[4]	Yes	Yes	*T4,*T5,*T6	Yes	T1,T2,T3	INPUT
ast_tl_rsp_i.d_user.rsp_intg[6:5]	No	No		No		INPUT
ast_tl_rsp_i.d_data[31:0]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	INPUT
ast_tl_rsp_i.d_sink	No	No		No		INPUT
ast_tl_rsp_i.d_source[0]	No	No		No		INPUT
ast_tl_rsp_i.d_source[5:1]	Yes	Yes	*T5,*T7,*T58	Yes	T59,T5,T7	INPUT
ast_tl_rsp_i.d_source[7:6]	Unreachable	Unreachable		Unreachable		INPUT
ast_tl_rsp_i.d_size[0]	No	No		No		INPUT
ast_tl_rsp_i.d_size[1]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	INPUT
ast_tl_rsp_i.d_param[2:0]	Unreachable	Unreachable		Unreachable		INPUT
ast_tl_rsp_i.d_opcode[0]	No	No		No		INPUT
ast_tl_rsp_i.d_opcode[2:1]	Unreachable	Unreachable		Unreachable		INPUT
ast_tl_rsp_i.d_valid	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
dft_strap_test_o.straps[1:0]	No	No		Yes	T79,T80,T81	OUTPUT
dft_strap_test_o.valid	Yes	Yes	T4,T6,T47	Yes	T1,T2,T3	OUTPUT
dft_hold_tap_sel_i	Unreachable	Unreachable		Unreachable		INPUT
usb_dp_pullup_en_o	Yes	Yes	T32,T33,T34	Yes	T32,T86,T33	OUTPUT
usb_dn_pullup_en_o	Yes	Yes	T32,T74,T39	Yes	T32,T74,T39	OUTPUT
pwrmgr_ast_req_o.usb_clk_en	Yes	Yes	T1,T5,T6	Yes	T1,T2,T3	OUTPUT
pwrmgr_ast_req_o.io_clk_en	Yes	Yes	T1,T5,T6	Yes	T1,T2,T3	OUTPUT
pwrmgr_ast_req_o.core_clk_en	Yes	Yes	T1,T5,T6	Yes	T1,T2,T3	OUTPUT
pwrmgr_ast_req_o.slow_clk_en	No	No		No		OUTPUT
pwrmgr_ast_req_o.pwr_clamp	Yes	Yes	T1,T2,T3	Yes	T5,T6,T7	OUTPUT
pwrmgr_ast_req_o.pwr_clamp_env	Yes	Yes	T1,T2,T3	Yes	T5,T6,T7	OUTPUT
pwrmgr_ast_req_o.main_pd_n	Yes	Yes	T8,T114,T105	Yes	T8,T114,T105	OUTPUT
pwrmgr_ast_rsp_i.main_pok	Yes	Yes	T5,T6,T7	Yes	T1,T2,T3	INPUT
pwrmgr_ast_rsp_i.usb_clk_val	Yes	Yes	T1,T5,T6	Yes	T1,T2,T3	INPUT
pwrmgr_ast_rsp_i.io_clk_val	Yes	Yes	T1,T5,T6	Yes	T1,T2,T3	INPUT
pwrmgr_ast_rsp_i.core_clk_val	Yes	Yes	T1,T5,T6	Yes	T1,T2,T3	INPUT
pwrmgr_ast_rsp_i.slow_clk_val	Yes	Yes	T93,T62,T117	Yes	T1,T2,T3	INPUT
otp_ctrl_otp_ast_pwr_seq_o.pwr_seq[1:0]	No	No		No		OUTPUT
otp_ctrl_otp_ast_pwr_seq_h_i.pwr_seq_h[0]	No	No		No		INPUT
otp_ctrl_otp_ast_pwr_seq_h_i.pwr_seq_h[1]	Yes	Yes	T1,T2,T3	Yes	T8,T114,T105	INPUT
otp_ext_voltage_h_io	No	No		Yes	T23,T24,T25	INOUT
otp_obs_o[7:0]	Unreachable	Unreachable		Unreachable		OUTPUT
por_n_i[1:0]	Yes	Yes	T5,T6,T7	Yes	T1,T2,T3	INPUT
fpga_info_i[31:0]	Unreachable	Unreachable		Unreachable		INPUT
sensor_ctrl_ast_alert_req_i.alerts[0].n	Yes	Yes	T126,T127,T128	Yes	T127,T128,T75	INPUT
sensor_ctrl_ast_alert_req_i.alerts[0].p	Yes	Yes	T127,T128,T75	Yes	T126,T127,T128	INPUT
sensor_ctrl_ast_alert_req_i.alerts[1].n	Yes	Yes	T129,T106,T126	Yes	T129,T106,T133	INPUT
sensor_ctrl_ast_alert_req_i.alerts[1].p	Yes	Yes	T129,T106,T133	Yes	T129,T106,T126	INPUT
sensor_ctrl_ast_alert_req_i.alerts[2].n	Yes	Yes	T126,T130,T131	Yes	T131,T134	INPUT
sensor_ctrl_ast_alert_req_i.alerts[2].p	Yes	Yes	T131,T134	Yes	T126,T130,T131	INPUT
sensor_ctrl_ast_alert_req_i.alerts[3].n	No	Yes	T126,T130,T132	No		INPUT
sensor_ctrl_ast_alert_req_i.alerts[3].p	No	No		Yes	T126,T130,T132	INPUT
sensor_ctrl_ast_alert_req_i.alerts[4].n	Yes	Yes	T129,T106,T126	Yes	T129,T106,T131	INPUT
sensor_ctrl_ast_alert_req_i.alerts[4].p	Yes	Yes	T129,T106,T131	Yes	T129,T106,T126	INPUT
sensor_ctrl_ast_alert_req_i.alerts[5].n	No	Yes	T126,T130,T132	No		INPUT
sensor_ctrl_ast_alert_req_i.alerts[5].p	No	No		Yes	T126,T130,T132	INPUT
sensor_ctrl_ast_alert_req_i.alerts[6].n	No	Yes	T126,T130,T132	No		INPUT
sensor_ctrl_ast_alert_req_i.alerts[6].p	No	No		Yes	T126,T130,T132	INPUT
sensor_ctrl_ast_alert_req_i.alerts[7].n	Yes	Yes	T126,T119,T120	Yes	T119,T120	INPUT
sensor_ctrl_ast_alert_req_i.alerts[7].p	Yes	Yes	T119,T120	Yes	T126,T119,T120	INPUT
sensor_ctrl_ast_alert_req_i.alerts[8].n	Yes	Yes	T126,T119,T120	Yes	T119,T120	INPUT
sensor_ctrl_ast_alert_req_i.alerts[8].p	Yes	Yes	T119,T120	Yes	T126,T119,T120	INPUT
sensor_ctrl_ast_alert_req_i.alerts[9].n	No	Yes	T126,T130,T132	No		INPUT
sensor_ctrl_ast_alert_req_i.alerts[9].p	No	No		Yes	T126,T130,T132	INPUT
sensor_ctrl_ast_alert_req_i.alerts[10].n	No	Yes	T126,T130,T132	No		INPUT
sensor_ctrl_ast_alert_req_i.alerts[10].p	No	No		Yes	T126,T130,T132	INPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[0].n	Yes	Yes	T126,T127,T128	Yes	T126,T127,T128	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[0].p	Yes	Yes	T126,T127,T128	Yes	T126,T127,T128	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[1].n	Yes	Yes	T129,T106,T126	Yes	T129,T106,T126	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[1].p	Yes	Yes	T129,T106,T126	Yes	T129,T106,T126	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[2].n	Yes	Yes	T126,T130,T131	Yes	T126,T130,T131	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[2].p	Yes	Yes	T126,T130,T131	Yes	T126,T130,T131	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[3].n	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[3].p	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[4].n	Yes	Yes	T129,T106,T126	Yes	T129,T106,T126	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[4].p	Yes	Yes	T129,T106,T126	Yes	T129,T106,T126	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[5].n	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[5].p	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[6].n	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[6].p	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[7].n	Yes	Yes	T126,T119,T120	Yes	T126,T119,T120	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[7].p	Yes	Yes	T126,T119,T120	Yes	T126,T119,T120	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[8].n	Yes	Yes	T126,T119,T120	Yes	T126,T119,T120	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[8].p	Yes	Yes	T126,T119,T120	Yes	T126,T119,T120	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[9].n	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[9].p	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[10].n	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[10].p	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[0].n	Yes	Yes	T126,T127,T128	Yes	T126,T127,T128	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[0].p	Yes	Yes	T126,T127,T128	Yes	T126,T127,T128	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[1].n	Yes	Yes	T129,T106,T126	Yes	T129,T106,T126	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[1].p	Yes	Yes	T129,T106,T126	Yes	T129,T106,T126	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[2].n	Yes	Yes	T126,T130,T131	Yes	T126,T130,T131	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[2].p	Yes	Yes	T126,T130,T131	Yes	T126,T130,T131	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[3].n	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[3].p	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[4].n	Yes	Yes	T129,T106,T126	Yes	T129,T106,T126	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[4].p	Yes	Yes	T129,T106,T126	Yes	T129,T106,T126	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[5].n	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[5].p	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[6].n	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[6].p	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[7].n	Yes	Yes	T126,T119,T120	Yes	T126,T119,T120	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[7].p	Yes	Yes	T126,T119,T120	Yes	T126,T119,T120	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[8].n	Yes	Yes	T126,T119,T120	Yes	T126,T119,T120	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[8].p	Yes	Yes	T126,T119,T120	Yes	T126,T119,T120	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[9].n	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[9].p	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[10].n	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[10].p	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_status_i.io_pok[1:0]	Yes	Yes	T111,T112,T113	Yes	T1,T2,T3	INPUT
ast2pinmux_i[8:0]	Unreachable	Unreachable		Unreachable		INPUT
ast_init_done_i[3:0]	Yes	Yes	T1,T2,T3	Yes	T4,T5,T6	INPUT
sensor_ctrl_manual_pad_attr_o[0].invert	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[0].virt_od_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[0].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
sensor_ctrl_manual_pad_attr_o[0].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
sensor_ctrl_manual_pad_attr_o[0].keep_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[0].schmitt_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[0].od_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[0].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
sensor_ctrl_manual_pad_attr_o[0].slew_rate[1:0]	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[0].drive_strength[3:0]	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[1].invert	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[1].virt_od_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[1].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
sensor_ctrl_manual_pad_attr_o[1].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
sensor_ctrl_manual_pad_attr_o[1].keep_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[1].schmitt_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[1].od_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[1].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
sensor_ctrl_manual_pad_attr_o[1].slew_rate[1:0]	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[1].drive_strength[3:0]	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[2].invert	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[2].virt_od_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[2].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
sensor_ctrl_manual_pad_attr_o[2].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
sensor_ctrl_manual_pad_attr_o[2].keep_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[2].schmitt_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[2].od_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[2].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
sensor_ctrl_manual_pad_attr_o[2].slew_rate[1:0]	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[2].drive_strength[3:0]	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[3].invert	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[3].virt_od_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[3].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
sensor_ctrl_manual_pad_attr_o[3].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
sensor_ctrl_manual_pad_attr_o[3].keep_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[3].schmitt_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[3].od_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[3].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
sensor_ctrl_manual_pad_attr_o[3].slew_rate[1:0]	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[3].drive_strength[3:0]	No	No		No		OUTPUT
sck_monitor_o	Yes	Yes	T67,T26,T27	Yes	T67,T26,T27	OUTPUT
usbdev_usb_rx_d_i	Yes	Yes	T32,T33,T35	Yes	T32,T33,T35	INPUT
usbdev_usb_tx_d_o	Yes	Yes	T32,T33,T34	Yes	T33,T34,T35	OUTPUT
usbdev_usb_tx_se0_o	Yes	Yes	T33,T35,T39	Yes	T33,T35,T39	OUTPUT
usbdev_usb_tx_use_d_se0_o	No	No		No		OUTPUT
usbdev_usb_rx_enable_o	Yes	Yes	T39	Yes	T32,T33,T35	OUTPUT
usbdev_usb_ref_val_o	Yes	Yes	T33,T35,T39	Yes	T33,T35,T39	OUTPUT
usbdev_usb_ref_pulse_o	Yes	Yes	T33,T35,T39	Yes	T33,T35,T39	OUTPUT
clk_main_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
clk_io_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
clk_usb_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
clk_aon_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
clks_ast_o.clk_usb_peri	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_io_peri	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_io_div2_peri	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_io_div4_peri	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_io_div4_timers	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_main_secure	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_io_div4_secure	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_io_div2_infra	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_io_infra	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_usb_infra	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_main_infra	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_io_div4_infra	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_main_otbn	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_main_kmac	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_main_hmac	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_main_aes	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_aon_timers	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_aon_peri	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_aon_secure	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_io_div2_powerup	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_usb_powerup	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_io_powerup	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_main_powerup	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_aon_powerup	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_io_div4_powerup	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_i2c2_n[0]	No	No		No		OUTPUT
rsts_ast_o.rst_i2c2_n[1]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_i2c1_n[0]	No	No		No		OUTPUT
rsts_ast_o.rst_i2c1_n[1]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_i2c0_n[0]	No	No		No		OUTPUT
rsts_ast_o.rst_i2c0_n[1]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_usb_aon_n[0]	No	No		No		OUTPUT
rsts_ast_o.rst_usb_aon_n[1]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_usb_n[0]	No	No		No		OUTPUT
rsts_ast_o.rst_usb_n[1]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_spi_host1_n[0]	No	No		No		OUTPUT
rsts_ast_o.rst_spi_host1_n[1]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_spi_host0_n[0]	No	No		No		OUTPUT
rsts_ast_o.rst_spi_host0_n[1]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_spi_device_n[0]	No	No		No		OUTPUT
rsts_ast_o.rst_spi_device_n[1]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_sys_io_div4_n[0]	Yes	Yes	*T4,*T5,*T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_sys_io_div4_n[1]	No	No		No		OUTPUT
rsts_ast_o.rst_sys_n[0]	No	No		No		OUTPUT
rsts_ast_o.rst_sys_n[1]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_lc_usb_n[1:0]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_lc_io_div4_n[1:0]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_lc_io_div4_shadowed_n[1:0]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_lc_io_div2_n[1:0]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_lc_io_n[1:0]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_lc_aon_n[0]	Yes	Yes	*T4,*T5,*T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_lc_aon_n[1]	No	No		No		OUTPUT
rsts_ast_o.rst_lc_n[1:0]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_lc_shadowed_n[1:0]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_por_usb_n[0]	Yes	Yes	*T5,*T6,*T7	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_por_usb_n[1]	No	No		No		OUTPUT
rsts_ast_o.rst_por_io_div4_n[0]	Yes	Yes	*T5,*T6,*T7	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_por_io_div4_n[1]	No	No		No		OUTPUT
rsts_ast_o.rst_por_io_div2_n[0]	Yes	Yes	*T5,*T6,*T7	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_por_io_div2_n[1]	No	No		No		OUTPUT
rsts_ast_o.rst_por_io_n[0]	Yes	Yes	*T5,*T6,*T7	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_por_io_n[1]	No	No		No		OUTPUT
rsts_ast_o.rst_por_n[0]	Yes	Yes	*T5,*T6,*T7	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_por_n[1]	No	No		No		OUTPUT
rsts_ast_o.rst_por_aon_n[1:0]	Yes	Yes	T5,T6,T7	Yes	T1,T2,T3	OUTPUT
scan_rst_ni	Unreachable	Unreachable		Unreachable		INPUT
scan_en_i	Unreachable	Unreachable		Unreachable		INPUT
scanmode_i[3:0]	Unreachable	Unreachable		Unreachable		INPUT

*Tests covering at least one bit in the range

---

Assert Coverage for Module : top_earlgrey

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	1	1	100.00	1	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	1	1	100.00	1	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
scanmodeKnown	548132238	548132238	0	0

scanmodeKnown

Name	Attempts	Real Successes	Failures	Incomplete
Total	548132238	548132238	0	0
T1	159174	159174	0	0
T2	101065	101065	0	0
T3	113159	113159	0	0
T4	237139	237139	0	0
T5	126696	126696	0	0
T6	432414	432414	0	0
T22	393444	393444	0	0
T59	941115	941115	0	0
T62	203951	203951	0	0
T93	109334	109334	0	0

Line Coverage for Instance : tb.dut.top_earlgrey

	Line No.	Total	Covered	Percent
TOTAL		279	258	92.47
CONT_ASSIGN	758	1	1	100.00
CONT_ASSIGN	759	1	1	100.00
CONT_ASSIGN	760	1	1	100.00
CONT_ASSIGN	761	1	0	0.00
CONT_ASSIGN	762	1	0	0.00
CONT_ASSIGN	763	1	0	0.00
CONT_ASSIGN	764	1	0	0.00
CONT_ASSIGN	765	1	0	0.00
CONT_ASSIGN	778	1	1	100.00
CONT_ASSIGN	779	1	0	0.00
CONT_ASSIGN	780	1	0	0.00
CONT_ASSIGN	781	1	0	0.00
CONT_ASSIGN	782	1	0	0.00
CONT_ASSIGN	783	1	0	0.00
CONT_ASSIGN	784	1	0	0.00
CONT_ASSIGN	785	1	0	0.00
CONT_ASSIGN	799	1	1	100.00
CONT_ASSIGN	801	1	1	100.00
CONT_ASSIGN	803	1	1	100.00
CONT_ASSIGN	805	1	1	100.00
CONT_ASSIGN	807	1	1	100.00
CONT_ASSIGN	809	1	1	100.00
CONT_ASSIGN	813	1	1	100.00
CONT_ASSIGN	823	1	1	100.00
CONT_ASSIGN	824	1	1	100.00
CONT_ASSIGN	828	1	1	100.00
CONT_ASSIGN	852	1	1	100.00
CONT_ASSIGN	853	1	1	100.00
CONT_ASSIGN	855	1	1	100.00
CONT_ASSIGN	856	1	1	100.00
CONT_ASSIGN	858	1	1	100.00
CONT_ASSIGN	859	1	1	100.00
CONT_ASSIGN	861	1	1	100.00
CONT_ASSIGN	862	1	1	100.00
CONT_ASSIGN	864	1	1	100.00
CONT_ASSIGN	865	1	1	100.00
CONT_ASSIGN	867	1	1	100.00
CONT_ASSIGN	868	1	1	100.00
CONT_ASSIGN	870	1	1	100.00
CONT_ASSIGN	871	1	1	100.00
CONT_ASSIGN	873	1	1	100.00
CONT_ASSIGN	874	1	1	100.00
CONT_ASSIGN	876	1	1	100.00
CONT_ASSIGN	877	1	1	100.00
CONT_ASSIGN	879	1	1	100.00
CONT_ASSIGN	880	1	1	100.00
CONT_ASSIGN	882	1	0	0.00
CONT_ASSIGN	883	1	1	100.00
CONT_ASSIGN	885	1	0	0.00
CONT_ASSIGN	886	1	1	100.00
CONT_ASSIGN	888	1	1	100.00
CONT_ASSIGN	889	1	1	100.00
CONT_ASSIGN	891	1	1	100.00
CONT_ASSIGN	892	1	1	100.00
CONT_ASSIGN	894	1	1	100.00
CONT_ASSIGN	895	1	1	100.00
CONT_ASSIGN	897	1	1	100.00
CONT_ASSIGN	898	1	1	100.00
CONT_ASSIGN	900	1	1	100.00
CONT_ASSIGN	901	1	1	100.00
CONT_ASSIGN	903	1	1	100.00
CONT_ASSIGN	904	1	1	100.00
CONT_ASSIGN	906	1	1	100.00
CONT_ASSIGN	907	1	1	100.00
CONT_ASSIGN	909	1	1	100.00
CONT_ASSIGN	910	1	1	100.00
CONT_ASSIGN	912	1	1	100.00
CONT_ASSIGN	913	1	1	100.00
CONT_ASSIGN	915	1	1	100.00
CONT_ASSIGN	916	1	1	100.00
CONT_ASSIGN	918	1	1	100.00
CONT_ASSIGN	919	1	1	100.00
CONT_ASSIGN	921	1	1	100.00
CONT_ASSIGN	922	1	1	100.00
CONT_ASSIGN	928	0	0
CONT_ASSIGN	930	0	0
CONT_ASSIGN	932	0	0
CONT_ASSIGN	934	0	0
CONT_ASSIGN	936	0	0
CONT_ASSIGN	938	0	0
CONT_ASSIGN	940	0	0
CONT_ASSIGN	942	0	0
CONT_ASSIGN	944	0	0
CONT_ASSIGN	946	0	0
CONT_ASSIGN	948	0	0
CONT_ASSIGN	950	0	0
CONT_ASSIGN	952	0	0
CONT_ASSIGN	954	0	0
CONT_ASSIGN	956	0	0
CONT_ASSIGN	958	0	0
CONT_ASSIGN	960	0	0
CONT_ASSIGN	962	0	0
CONT_ASSIGN	964	0	0
CONT_ASSIGN	966	0	0
CONT_ASSIGN	968	0	0
CONT_ASSIGN	970	0	0
CONT_ASSIGN	972	0	0
CONT_ASSIGN	974	0	0
CONT_ASSIGN	976	0	0
CONT_ASSIGN	978	0	0
CONT_ASSIGN	980	0	0
CONT_ASSIGN	982	0	0
CONT_ASSIGN	984	0	0
CONT_ASSIGN	986	0	0
CONT_ASSIGN	988	0	0
CONT_ASSIGN	990	0	0
CONT_ASSIGN	992	0	0
CONT_ASSIGN	994	0	0
CONT_ASSIGN	996	0	0
CONT_ASSIGN	998	0	0
CONT_ASSIGN	1000	0	0
CONT_ASSIGN	1002	0	0
CONT_ASSIGN	1004	0	0
CONT_ASSIGN	1006	0	0
CONT_ASSIGN	1008	0	0
CONT_ASSIGN	1010	0	0
CONT_ASSIGN	1012	0	0
CONT_ASSIGN	1014	0	0
CONT_ASSIGN	1016	0	0
CONT_ASSIGN	1018	0	0
CONT_ASSIGN	1020	0	0
CONT_ASSIGN	2664	1	1	100.00
CONT_ASSIGN	3068	1	1	100.00
CONT_ASSIGN	3069	1	1	100.00
CONT_ASSIGN	3070	1	1	100.00
CONT_ASSIGN	3071	1	1	100.00
CONT_ASSIGN	3072	1	1	100.00
CONT_ASSIGN	3073	1	1	100.00
CONT_ASSIGN	3074	1	1	100.00
CONT_ASSIGN	3075	1	1	100.00
CONT_ASSIGN	3076	1	1	100.00
CONT_ASSIGN	3077	1	1	100.00
CONT_ASSIGN	3078	1	1	100.00
CONT_ASSIGN	3079	1	1	100.00
CONT_ASSIGN	3080	1	1	100.00
CONT_ASSIGN	3081	1	1	100.00
CONT_ASSIGN	3082	1	1	100.00
CONT_ASSIGN	3083	1	1	100.00
CONT_ASSIGN	3084	1	1	100.00
CONT_ASSIGN	3085	1	1	100.00
CONT_ASSIGN	3086	1	1	100.00
CONT_ASSIGN	3087	1	1	100.00
CONT_ASSIGN	3088	1	1	100.00
CONT_ASSIGN	3089	1	1	100.00
CONT_ASSIGN	3090	1	1	100.00
CONT_ASSIGN	3091	1	1	100.00
CONT_ASSIGN	3092	1	1	100.00
CONT_ASSIGN	3093	1	1	100.00
CONT_ASSIGN	3094	1	1	100.00
CONT_ASSIGN	3095	1	1	100.00
CONT_ASSIGN	3096	1	1	100.00
CONT_ASSIGN	3097	1	1	100.00
CONT_ASSIGN	3098	1	1	100.00
CONT_ASSIGN	3099	1	1	100.00
CONT_ASSIGN	3100	1	1	100.00
CONT_ASSIGN	3101	1	1	100.00
CONT_ASSIGN	3102	1	1	100.00
CONT_ASSIGN	3103	1	1	100.00
CONT_ASSIGN	3104	1	1	100.00
CONT_ASSIGN	3105	1	1	100.00
CONT_ASSIGN	3106	1	1	100.00
CONT_ASSIGN	3107	1	1	100.00
CONT_ASSIGN	3108	1	1	100.00
CONT_ASSIGN	3109	1	1	100.00
CONT_ASSIGN	3110	1	1	100.00
CONT_ASSIGN	3111	1	1	100.00
CONT_ASSIGN	3112	1	1	100.00
CONT_ASSIGN	3113	1	1	100.00
CONT_ASSIGN	3114	1	1	100.00
CONT_ASSIGN	3115	1	1	100.00
CONT_ASSIGN	3116	1	1	100.00
CONT_ASSIGN	3117	1	1	100.00
CONT_ASSIGN	3118	1	1	100.00
CONT_ASSIGN	3119	1	1	100.00
CONT_ASSIGN	3120	1	1	100.00
CONT_ASSIGN	3121	1	1	100.00
CONT_ASSIGN	3122	1	1	100.00
CONT_ASSIGN	3123	1	1	100.00
CONT_ASSIGN	3124	1	1	100.00
CONT_ASSIGN	3127	1	1	100.00
CONT_ASSIGN	3128	1	1	100.00
CONT_ASSIGN	3129	1	1	100.00
CONT_ASSIGN	3130	1	1	100.00
CONT_ASSIGN	3131	1	1	100.00
CONT_ASSIGN	3132	1	1	100.00
CONT_ASSIGN	3133	1	1	100.00
CONT_ASSIGN	3134	1	1	100.00
CONT_ASSIGN	3135	1	1	100.00
CONT_ASSIGN	3136	1	1	100.00
CONT_ASSIGN	3137	1	1	100.00
CONT_ASSIGN	3138	1	1	100.00
CONT_ASSIGN	3139	1	1	100.00
CONT_ASSIGN	3140	1	1	100.00
CONT_ASSIGN	3141	1	1	100.00
CONT_ASSIGN	3142	1	1	100.00
CONT_ASSIGN	3143	1	1	100.00
CONT_ASSIGN	3144	1	1	100.00
CONT_ASSIGN	3145	1	1	100.00
CONT_ASSIGN	3146	1	1	100.00
CONT_ASSIGN	3147	1	1	100.00
CONT_ASSIGN	3148	1	1	100.00
CONT_ASSIGN	3149	1	1	100.00
CONT_ASSIGN	3150	1	1	100.00
CONT_ASSIGN	3151	1	1	100.00
CONT_ASSIGN	3152	1	1	100.00
CONT_ASSIGN	3153	1	1	100.00
CONT_ASSIGN	3154	1	1	100.00
CONT_ASSIGN	3155	1	1	100.00
CONT_ASSIGN	3156	1	1	100.00
CONT_ASSIGN	3157	1	1	100.00
CONT_ASSIGN	3158	1	1	100.00
CONT_ASSIGN	3159	0	0
CONT_ASSIGN	3160	0	0
CONT_ASSIGN	3161	0	0
CONT_ASSIGN	3162	0	0
CONT_ASSIGN	3163	0	0
CONT_ASSIGN	3164	0	0
CONT_ASSIGN	3165	1	1	100.00
CONT_ASSIGN	3166	1	1	100.00
CONT_ASSIGN	3167	1	0	0.00
CONT_ASSIGN	3168	1	1	100.00
CONT_ASSIGN	3169	1	1	100.00
CONT_ASSIGN	3170	1	1	100.00
CONT_ASSIGN	3171	1	1	100.00
CONT_ASSIGN	3172	1	1	100.00
CONT_ASSIGN	3173	1	1	100.00
CONT_ASSIGN	3174	1	1	100.00
CONT_ASSIGN	3175	1	1	100.00
CONT_ASSIGN	3176	1	1	100.00
CONT_ASSIGN	3177	1	1	100.00
CONT_ASSIGN	3178	1	1	100.00
CONT_ASSIGN	3179	1	0	0.00
CONT_ASSIGN	3180	0	0
CONT_ASSIGN	3181	0	0
CONT_ASSIGN	3182	0	0
CONT_ASSIGN	3183	0	0
CONT_ASSIGN	3184	0	0
CONT_ASSIGN	3185	0	0
CONT_ASSIGN	3186	0	0
CONT_ASSIGN	3187	0	0
CONT_ASSIGN	3188	0	0
CONT_ASSIGN	3189	1	1	100.00
CONT_ASSIGN	3190	1	1	100.00
CONT_ASSIGN	3191	1	1	100.00
CONT_ASSIGN	3192	1	1	100.00
CONT_ASSIGN	3193	1	1	100.00
CONT_ASSIGN	3194	1	1	100.00
CONT_ASSIGN	3195	1	0	0.00
CONT_ASSIGN	3196	1	1	100.00
CONT_ASSIGN	3197	1	1	100.00
CONT_ASSIGN	3198	1	1	100.00
CONT_ASSIGN	3199	1	1	100.00
CONT_ASSIGN	3200	1	1	100.00
CONT_ASSIGN	3201	1	1	100.00
CONT_ASSIGN	3204	1	1	100.00
CONT_ASSIGN	3205	1	1	100.00
CONT_ASSIGN	3206	1	1	100.00
CONT_ASSIGN	3207	1	1	100.00
CONT_ASSIGN	3208	1	1	100.00
CONT_ASSIGN	3209	1	1	100.00
CONT_ASSIGN	3210	1	1	100.00
CONT_ASSIGN	3211	1	1	100.00
CONT_ASSIGN	3212	1	1	100.00
CONT_ASSIGN	3213	1	1	100.00
CONT_ASSIGN	3214	1	1	100.00
CONT_ASSIGN	3215	1	1	100.00
CONT_ASSIGN	3216	1	1	100.00
CONT_ASSIGN	3217	1	1	100.00
CONT_ASSIGN	3218	1	1	100.00
CONT_ASSIGN	3219	1	1	100.00
CONT_ASSIGN	3220	1	1	100.00
CONT_ASSIGN	3221	1	1	100.00
CONT_ASSIGN	3222	1	1	100.00
CONT_ASSIGN	3223	1	1	100.00
CONT_ASSIGN	3224	1	1	100.00
CONT_ASSIGN	3225	1	1	100.00
CONT_ASSIGN	3226	1	1	100.00
CONT_ASSIGN	3227	1	1	100.00
CONT_ASSIGN	3228	1	1	100.00
CONT_ASSIGN	3229	1	1	100.00
CONT_ASSIGN	3230	1	1	100.00
CONT_ASSIGN	3231	1	1	100.00
CONT_ASSIGN	3232	1	1	100.00
CONT_ASSIGN	3233	1	1	100.00
CONT_ASSIGN	3234	1	1	100.00
CONT_ASSIGN	3235	1	1	100.00
CONT_ASSIGN	3236	1	1	100.00
CONT_ASSIGN	3237	1	1	100.00
CONT_ASSIGN	3238	1	1	100.00
CONT_ASSIGN	3239	1	1	100.00
CONT_ASSIGN	3240	1	1	100.00
CONT_ASSIGN	3241	1	1	100.00
CONT_ASSIGN	3242	1	1	100.00
CONT_ASSIGN	3243	1	1	100.00
CONT_ASSIGN	3244	1	1	100.00
CONT_ASSIGN	3245	1	1	100.00
CONT_ASSIGN	3246	0	0
CONT_ASSIGN	3247	0	0
CONT_ASSIGN	3248	0	0
CONT_ASSIGN	3249	0	0
CONT_ASSIGN	3250	0	0
CONT_ASSIGN	3251	0	0
CONT_ASSIGN	3252	0	0
CONT_ASSIGN	3253	0	0
CONT_ASSIGN	3254	1	1	100.00
CONT_ASSIGN	3255	1	1	100.00
CONT_ASSIGN	3256	1	0	0.00
CONT_ASSIGN	3257	0	0
CONT_ASSIGN	3258	0	0
CONT_ASSIGN	3259	0	0
CONT_ASSIGN	3260	0	0
CONT_ASSIGN	3261	0	0
CONT_ASSIGN	3262	0	0
CONT_ASSIGN	3263	0	0
CONT_ASSIGN	3264	0	0
CONT_ASSIGN	3265	0	0
CONT_ASSIGN	3266	0	0
CONT_ASSIGN	3267	0	0
CONT_ASSIGN	3268	0	0
CONT_ASSIGN	3269	0	0
CONT_ASSIGN	3270	0	0
CONT_ASSIGN	3271	0	0
CONT_ASSIGN	3272	1	1	100.00
CONT_ASSIGN	3273	0	0
CONT_ASSIGN	3274	0	0
CONT_ASSIGN	3275	0	0
CONT_ASSIGN	3276	0	0
CONT_ASSIGN	3277	0	0
CONT_ASSIGN	3278	0	0
CONT_ASSIGN	3282	1	1	100.00
CONT_ASSIGN	3283	1	1	100.00
CONT_ASSIGN	3284	1	1	100.00
CONT_ASSIGN	3285	1	1	100.00
CONT_ASSIGN	3286	1	1	100.00
CONT_ASSIGN	3287	1	1	100.00
CONT_ASSIGN	3288	1	1	100.00
CONT_ASSIGN	3289	1	1	100.00
CONT_ASSIGN	3290	1	1	100.00
CONT_ASSIGN	3291	1	1	100.00
CONT_ASSIGN	3292	1	1	100.00
CONT_ASSIGN	3293	1	1	100.00
CONT_ASSIGN	3294	1	1	100.00
CONT_ASSIGN	3295	1	1	100.00
CONT_ASSIGN	3296	1	1	100.00
CONT_ASSIGN	3299	1	1	100.00
CONT_ASSIGN	3300	1	1	100.00
CONT_ASSIGN	3301	1	1	100.00
CONT_ASSIGN	3302	1	1	100.00
CONT_ASSIGN	3303	1	1	100.00
CONT_ASSIGN	3304	1	1	100.00
CONT_ASSIGN	3305	1	1	100.00
CONT_ASSIGN	3306	1	1	100.00
CONT_ASSIGN	3307	1	1	100.00
CONT_ASSIGN	3308	1	1	100.00
CONT_ASSIGN	3309	1	1	100.00
CONT_ASSIGN	3310	1	1	100.00
CONT_ASSIGN	3313	1	1	100.00
CONT_ASSIGN	3314	1	1	100.00
CONT_ASSIGN	3317	1	1	100.00
CONT_ASSIGN	3318	1	1	100.00
CONT_ASSIGN	3319	1	1	100.00
CONT_ASSIGN	3320	1	0	0.00
CONT_ASSIGN	3321	1	0	0.00
CONT_ASSIGN	3322	1	0	0.00
CONT_ASSIGN	3323	1	1	100.00
CONT_ASSIGN	3324	1	1	100.00
CONT_ASSIGN	3325	1	1	100.00
CONT_ASSIGN	3326	1	1	100.00
CONT_ASSIGN	3327	0	0
CONT_ASSIGN	3328	0	0
CONT_ASSIGN	3331	1	1	100.00
CONT_ASSIGN	3332	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_systems_top_earlgrey_0.1/rtl/autogen/top_earlgrey.sv' or '../src/lowrisc_systems_top_earlgrey_0.1/rtl/autogen/top_earlgrey.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
758	1	1
759	1	1
760	1	1
761	0	1
762	0	1
763	0	1
764	0	1
765	0	1
778	1	1
779	0	1
780	0	1
781	0	1
782	0	1
783	0	1
784	0	1
785	0	1
799	1	1
801	1	1
803	1	1
805	1	1
807	1	1
809	1	1
813	1	1
823	1	1
824	1	1
828	1	1
852	1	1
853	1	1
855	1	1
856	1	1
858	1	1
859	1	1
861	1	1
862	1	1
864	1	1
865	1	1
867	1	1
868	1	1
870	1	1
871	1	1
873	1	1
874	1	1
876	1	1
877	1	1
879	1	1
880	1	1
882	0	1
883	1	1
885	0	1
886	1	1
888	1	1
889	1	1
891	1	1
892	1	1
894	1	1
895	1	1
897	1	1
898	1	1
900	1	1
901	1	1
903	1	1
904	1	1
906	1	1
907	1	1
909	1	1
910	1	1
912	1	1
913	1	1
915	1	1
916	1	1
918	1	1
919	1	1
921	1	1
922	1	1
928		unreachable
930		unreachable
932		unreachable
934		unreachable
936		unreachable
938		unreachable
940		unreachable
942		unreachable
944		unreachable
946		unreachable
948		unreachable
950		unreachable
952		unreachable
954		unreachable
956		unreachable
958		unreachable
960		unreachable
962		unreachable
964		unreachable
966		unreachable
968		unreachable
970		unreachable
972		unreachable
974		unreachable
976		unreachable
978		unreachable
980		unreachable
982		unreachable
984		unreachable
986		unreachable
988		unreachable
990		unreachable
992		unreachable
994		unreachable
996		unreachable
998		unreachable
1000		unreachable
1002		unreachable
1004		unreachable
1006		unreachable
1008		unreachable
1010		unreachable
1012		unreachable
1014		unreachable
1016		unreachable
1018		unreachable
1020		unreachable
2664	1	1
3068	1	1
3069	1	1
3070	1	1
3071	1	1
3072	1	1
3073	1	1
3074	1	1
3075	1	1
3076	1	1
3077	1	1
3078	1	1
3079	1	1
3080	1	1
3081	1	1
3082	1	1
3083	1	1
3084	1	1
3085	1	1
3086	1	1
3087	1	1
3088	1	1
3089	1	1
3090	1	1
3091	1	1
3092	1	1
3093	1	1
3094	1	1
3095	1	1
3096	1	1
3097	1	1
3098	1	1
3099	1	1
3100	1	1
3101	1	1
3102	1	1
3103	1	1
3104	1	1
3105	1	1
3106	1	1
3107	1	1
3108	1	1
3109	1	1
3110	1	1
3111	1	1
3112	1	1
3113	1	1
3114	1	1
3115	1	1
3116	1	1
3117	1	1
3118	1	1
3119	1	1
3120	1	1
3121	1	1
3122	1	1
3123	1	1
3124	1	1
3127	1	1
3128	1	1
3129	1	1
3130	1	1
3131	1	1
3132	1	1
3133	1	1
3134	1	1
3135	1	1
3136	1	1
3137	1	1
3138	1	1
3139	1	1
3140	1	1
3141	1	1
3142	1	1
3143	1	1
3144	1	1
3145	1	1
3146	1	1
3147	1	1
3148	1	1
3149	1	1
3150	1	1
3151	1	1
3152	1	1
3153	1	1
3154	1	1
3155	1	1
3156	1	1
3157	1	1
3158	1	1
3159		unreachable
3160		unreachable
3161		unreachable
3162		unreachable
3163		unreachable
3164		unreachable
3165	1	1
3166	1	1
3167	0	1
3168	1	1
3169	1	1
3170	1	1
3171	1	1
3172	1	1
3173	1	1
3174	1	1
3175	1	1
3176	1	1
3177	1	1
3178	1	1
3179	0	1
3180		unreachable
3181		unreachable
3182		unreachable
3183		unreachable
3184		unreachable
3185		unreachable
3186		unreachable
3187		unreachable
3188		unreachable
3189	1	1
3190	1	1
3191	1	1
3192	1	1
3193	1	1
3194	1	1
3195	0	1
3196	1	1
3197	1	1
3198	1	1
3199	1	1
3200	1	1
3201	1	1
3204	1	1
3205	1	1
3206	1	1
3207	1	1
3208	1	1
3209	1	1
3210	1	1
3211	1	1
3212	1	1
3213	1	1
3214	1	1
3215	1	1
3216	1	1
3217	1	1
3218	1	1
3219	1	1
3220	1	1
3221	1	1
3222	1	1
3223	1	1
3224	1	1
3225	1	1
3226	1	1
3227	1	1
3228	1	1
3229	1	1
3230	1	1
3231	1	1
3232	1	1
3233	1	1
3234	1	1
3235	1	1
3236	1	1
3237	1	1
3238	1	1
3239	1	1
3240	1	1
3241	1	1
3242	1	1
3243	1	1
3244	1	1
3245	1	1
3246		unreachable
3247		unreachable
3248		unreachable
3249		unreachable
3250		unreachable
3251		unreachable
3252		unreachable
3253		unreachable
3254	1	1
3255	1	1
3256	0	1
3257		unreachable
3258		unreachable
3259		unreachable
3260		unreachable
3261		unreachable
3262		unreachable
3263		unreachable
3264		unreachable
3265		unreachable
3266		unreachable
3267		unreachable
3268		unreachable
3269		unreachable
3270		unreachable
3271		unreachable
3272	1	1
3273		unreachable
3274		unreachable
3275		unreachable
3276		unreachable
3277		unreachable
3278		unreachable
3282	1	1
3283	1	1
3284	1	1
3285	1	1
3286	1	1
3287	1	1
3288	1	1
3289	1	1
3290	1	1
3291	1	1
3292	1	1
3293	1	1
3294	1	1
3295	1	1
3296	1	1
3299	1	1
3300	1	1
3301	1	1
3302	1	1
3303	1	1
3304	1	1
3305	1	1
3306	1	1
3307	1	1
3308	1	1
3309	1	1
3310	1	1
3313	1	1
3314	1	1
3317	1	1
3318	1	1
3319	1	1
3320	0	1
3321	0	1
3322	0	1
3323	1	1
3324	1	1
3325	1	1
3326	1	1
3327		unreachable
3328		unreachable
3331	1	1
3332	1	1

---

Toggle Coverage for Instance : tb.dut.top_earlgrey

	Total	Covered	Percent
Totals	638	541	84.80
Total Bits	2130	1853	87.00
Total Bits 0->1	1065	928	87.14
Total Bits 1->0	1065	925	86.85

Ports	638	541	84.80
Port Bits	2130	1853	87.00
Port Bits 0->1	1065	928	87.14
Port Bits 1->0	1065	925	86.85

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction	Exclude Annotation
mio_in_i[46:0]	Yes	Yes	T29,T30,T31	Yes	T29,T30,T31	INPUT
mio_out_o[46:0]	Yes	Yes	T29,T40,T41	Yes	T29,T40,T23	OUTPUT
mio_oe_o[46:0]	Yes	Yes	T40,T42,T43	Yes	T29,T40,T23	OUTPUT
dio_in_i[15:0]	Yes	Yes	T32,T92,T23	Yes	T32,T33,T35	INPUT
dio_out_o[11:0]	Yes	Yes	*T32,*T23,*T33	Yes	T33,T34,T35	OUTPUT
dio_out_o[13:12]	No	No		No		OUTPUT
dio_out_o[15:14]	Yes	Yes	T26,T27,T28	Yes	T26,T27,T28	OUTPUT
dio_oe_o[15:0]	Yes	Yes	T33,T35,T39	Yes	T23,T33,T35	OUTPUT
mio_attr_o[0].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[0].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[0].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[0].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[0].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[0].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[0].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[0].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[0].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[0].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[0].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[1].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[1].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[1].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[1].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[1].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[1].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[1].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[1].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[1].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[1].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[1].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[2].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[2].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[2].pull_en	Yes	Yes	T44,T45,T46	Yes	T48,T49,T50	OUTPUT
mio_attr_o[2].pull_select	Yes	Yes	T44,T45,T46	Yes	T48,T49,T50	OUTPUT
mio_attr_o[2].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[2].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[2].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[2].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[2].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[2].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[2].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[3].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[3].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[3].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[3].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[3].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[3].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[3].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[3].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[3].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[3].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[3].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[4].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[4].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[4].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[4].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[4].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[4].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[4].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[4].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[4].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[4].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[4].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[5].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[5].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[5].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[5].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[5].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[5].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[5].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[5].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[5].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[5].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[5].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[6].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[6].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[6].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[6].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[6].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[6].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[6].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[6].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[6].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[6].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[6].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[7].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[7].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[7].pull_en	Yes	Yes	T44,T45,T46	Yes	T53,T54,T55	OUTPUT
mio_attr_o[7].pull_select	Yes	Yes	T44,T45,T46	Yes	T53,T54,T55	OUTPUT
mio_attr_o[7].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[7].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[7].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[7].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[7].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[7].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[7].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[8].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[8].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[8].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[8].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[8].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[8].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[8].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[8].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[8].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[8].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[8].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[9].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[9].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[9].pull_en	Yes	Yes	T44,T45,T46	Yes	T48,T49,T50	OUTPUT
mio_attr_o[9].pull_select	Yes	Yes	T44,T45,T46	Yes	T48,T49,T50	OUTPUT
mio_attr_o[9].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[9].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[9].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[9].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[9].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[9].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[9].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[10].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[10].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[10].pull_en	Yes	Yes	T44,T45,T46	Yes	T26,T56,T48	OUTPUT
mio_attr_o[10].pull_select	Yes	Yes	T44,T45,T46	Yes	T26,T56,T48	OUTPUT
mio_attr_o[10].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[10].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[10].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[10].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[10].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[10].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[10].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[11].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[11].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[11].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[11].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[11].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[11].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[11].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[11].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[11].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[11].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[11].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[12].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[12].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[12].pull_en	Yes	Yes	T44,T45,T46	Yes	T26,T27,T28	OUTPUT
mio_attr_o[12].pull_select	Yes	Yes	T44,T45,T46	Yes	T26,T27,T28	OUTPUT
mio_attr_o[12].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[12].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[12].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[12].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[12].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[12].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[12].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[13].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[13].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[13].pull_en	Yes	Yes	T44,T45,T46	Yes	T27,T28,T57	OUTPUT
mio_attr_o[13].pull_select	Yes	Yes	T44,T45,T46	Yes	T27,T28,T57	OUTPUT
mio_attr_o[13].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[13].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[13].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[13].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[13].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[13].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[13].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[14].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[14].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[14].pull_en	Yes	Yes	T44,T45,T46	Yes	T27,T28,T57	OUTPUT
mio_attr_o[14].pull_select	Yes	Yes	T44,T45,T46	Yes	T27,T28,T57	OUTPUT
mio_attr_o[14].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[14].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[14].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[14].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[14].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[14].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[14].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[15].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[15].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[15].pull_en	Yes	Yes	T44,T45,T46	Yes	T27,T28,T57	OUTPUT
mio_attr_o[15].pull_select	Yes	Yes	T44,T45,T46	Yes	T27,T28,T57	OUTPUT
mio_attr_o[15].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[15].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[15].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[15].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[15].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[15].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[15].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[16].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[16].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[16].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[16].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[16].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[16].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[16].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[16].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[16].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[16].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[16].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[17].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[17].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[17].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[17].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[17].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[17].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[17].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[17].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[17].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[17].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[17].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[18].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[18].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[18].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[18].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[18].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[18].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[18].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[18].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[18].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[18].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[18].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[19].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[19].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[19].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[19].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[19].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[19].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[19].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[19].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[19].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[19].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[19].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[20].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[20].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[20].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[20].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[20].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[20].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[20].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[20].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[20].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[20].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[20].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[21].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[21].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[21].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[21].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[21].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[21].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[21].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[21].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[21].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[21].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[21].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[22].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[22].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[22].pull_en	Yes	Yes	T5,T7,T58	Yes	T59,T5,T7	OUTPUT
mio_attr_o[22].pull_select	Yes	Yes	T59,T5,T7	Yes	T59,T5,T7	OUTPUT
mio_attr_o[22].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[22].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[22].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[22].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[22].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[22].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[22].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[23].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[23].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[23].pull_en	Yes	Yes	T5,T7,T58	Yes	T59,T5,T7	OUTPUT
mio_attr_o[23].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[23].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[23].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[23].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[23].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[23].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[23].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[23].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[24].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[24].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[24].pull_en	Yes	Yes	T5,T7,T58	Yes	T59,T5,T7	OUTPUT
mio_attr_o[24].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[24].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[24].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[24].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[24].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[24].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[24].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[24].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[25].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[25].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[25].pull_en	Yes	Yes	T4,T6,T47	Yes	T1,T2,T3	OUTPUT
mio_attr_o[25].pull_select	Yes	Yes	T4,T6,T47	Yes	T1,T2,T3	OUTPUT
mio_attr_o[25].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[25].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[25].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[25].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[25].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[25].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[25].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[26].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[26].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[26].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[26].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[26].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[26].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[26].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[26].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[26].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[26].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[26].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[27].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[27].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[27].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[27].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[27].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[27].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[27].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[27].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[27].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[27].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[27].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[28].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[28].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[28].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[28].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[28].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[28].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[28].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[28].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[28].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[28].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[28].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[29].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[29].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[29].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[29].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[29].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[29].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[29].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[29].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[29].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[29].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[29].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[30].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[30].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[30].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[30].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[30].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[30].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[30].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[30].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[30].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[30].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[30].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[31].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[31].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[31].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[31].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[31].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[31].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[31].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[31].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[31].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[31].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[31].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[32].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[32].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[32].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[32].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[32].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[32].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[32].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[32].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[32].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[32].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[32].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[33].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[33].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[33].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[33].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[33].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[33].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[33].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[33].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[33].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[33].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[33].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[34].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[34].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[34].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[34].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[34].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[34].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[34].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[34].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[34].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[34].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[34].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[35].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[35].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[35].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[35].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[35].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[35].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[35].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[35].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[35].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[35].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[35].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[36].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[36].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[36].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[36].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[36].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[36].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[36].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[36].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[36].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[36].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[36].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[37].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[37].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[37].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[37].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[37].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[37].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[37].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[37].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[37].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[37].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[37].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[38].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[38].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[38].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[38].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[38].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[38].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[38].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[38].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[38].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[38].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[38].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[39].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[39].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[39].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[39].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[39].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[39].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[39].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[39].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[39].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[39].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[39].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[40].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[40].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[40].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[40].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[40].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[40].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[40].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[40].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[40].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[40].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[40].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[41].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[41].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[41].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[41].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[41].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[41].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[41].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[41].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[41].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[41].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[41].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[42].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[42].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[42].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[42].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[42].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[42].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[42].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[42].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[42].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[42].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[42].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[43].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[43].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[43].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[43].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[43].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[43].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[43].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[43].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[43].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[43].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[43].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[44].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[44].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[44].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[44].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[44].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[44].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[44].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[44].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[44].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[44].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[44].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[45].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[45].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[45].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[45].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[45].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[45].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[45].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[45].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[45].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[45].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[45].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[46].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[46].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[46].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[46].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[46].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[46].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[46].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[46].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[46].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[46].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
mio_attr_o[46].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[0].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[0].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[0].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[0].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[0].keep_en	No	No		No		OUTPUT
dio_attr_o[0].schmitt_en	No	No		No		OUTPUT
dio_attr_o[0].od_en	No	No		No		OUTPUT
dio_attr_o[0].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[0].slew_rate[1:0]	No	No		No		OUTPUT
dio_attr_o[0].drive_strength[0]	Yes	Yes	*T4,*T6,*T47	Yes	T1,T2,T3	OUTPUT
dio_attr_o[0].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[1].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[1].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[1].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[1].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[1].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[1].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[1].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[1].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[1].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[1].drive_strength[0]	Yes	Yes	*T4,*T6,*T47	Yes	T1,T2,T3	OUTPUT
dio_attr_o[1].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[2].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[2].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[2].pull_en	Yes	Yes	T44,T45,T46	Yes	T26,T27,T28	OUTPUT
dio_attr_o[2].pull_select	Yes	Yes	T44,T45,T46	Yes	T26,T27,T28	OUTPUT
dio_attr_o[2].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[2].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[2].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[2].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[2].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[2].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[2].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[3].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[3].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[3].pull_en	Yes	Yes	T44,T45,T46	Yes	T26,T27,T28	OUTPUT
dio_attr_o[3].pull_select	Yes	Yes	T44,T45,T46	Yes	T26,T27,T28	OUTPUT
dio_attr_o[3].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[3].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[3].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[3].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[3].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[3].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[3].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[4].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[4].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[4].pull_en	Yes	Yes	T44,T45,T46	Yes	T26,T27,T28	OUTPUT
dio_attr_o[4].pull_select	Yes	Yes	T44,T45,T46	Yes	T26,T27,T28	OUTPUT
dio_attr_o[4].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[4].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[4].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[4].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[4].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[4].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[4].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[5].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[5].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[5].pull_en	Yes	Yes	T44,T45,T46	Yes	T26,T27,T28	OUTPUT
dio_attr_o[5].pull_select	Yes	Yes	T44,T45,T46	Yes	T26,T27,T28	OUTPUT
dio_attr_o[5].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[5].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[5].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[5].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[5].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[5].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[5].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[6].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[6].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[6].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[6].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[6].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[6].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[6].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[6].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[6].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[6].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[6].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[7].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[7].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[7].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[7].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[7].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[7].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[7].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[7].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[7].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[7].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[7].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[8].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[8].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[8].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[8].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[8].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[8].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[8].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[8].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[8].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[8].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[8].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[9].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[9].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[9].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[9].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[9].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[9].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[9].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[9].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[9].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[9].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[9].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[10].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[10].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T8,T51,T52	OUTPUT
dio_attr_o[10].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[10].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[10].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[10].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[10].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[10].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[10].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[10].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[10].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[11].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[11].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T8,T51,T52	OUTPUT
dio_attr_o[11].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[11].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[11].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[11].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[11].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[11].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[11].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[11].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[11].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[12].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[12].virt_od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[12].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[12].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[12].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[12].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[12].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[12].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[12].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[12].drive_strength[0]	No	No		No		OUTPUT
dio_attr_o[12].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[13].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[13].virt_od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[13].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[13].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[13].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[13].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[13].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[13].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[13].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[13].drive_strength[0]	No	No		No		OUTPUT
dio_attr_o[13].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[14].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[14].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[14].pull_en	Yes	Yes	T44,T45,T46	Yes	T48,T49,T50	OUTPUT
dio_attr_o[14].pull_select	Yes	Yes	T44,T45,T46	Yes	T48,T49,T50	OUTPUT
dio_attr_o[14].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[14].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[14].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[14].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[14].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[14].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[14].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[15].invert	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[15].virt_od_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[15].pull_en	Yes	Yes	T44,T45,T46	Yes	T48,T49,T50	OUTPUT
dio_attr_o[15].pull_select	Yes	Yes	T44,T45,T46	Yes	T48,T49,T50	OUTPUT
dio_attr_o[15].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[15].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[15].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[15].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[15].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[15].drive_strength[0]	Yes	Yes	*T44,*T45,*T46	Yes	T44,T45,T46	OUTPUT
dio_attr_o[15].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
adc_req_o.pd	Yes	Yes	T105,T27,T118	Yes	T105,T118,T119	OUTPUT
adc_req_o.channel_sel[1:0]	Yes	Yes	T105,T27,T118	Yes	T105,T27,T118	OUTPUT
adc_rsp_i.data_valid	Yes	Yes	T105,T27,T118	Yes	T105,T27,T118	INPUT
adc_rsp_i.data[9:0]	Yes	Yes	T118,T119,T120	Yes	T118,T119,T120	INPUT
ast_edn_req_i.edn_req	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
ast_edn_rsp_o.edn_bus[31:0]	Yes	Yes	T1,T2,T22	Yes	T1,T2,T3	OUTPUT
ast_edn_rsp_o.edn_fips	Yes	Yes	T124,T125,T119	Yes	T47,T115,T124	OUTPUT
ast_edn_rsp_o.edn_ack	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
ast_lc_dft_en_o[3:0]	Yes	Yes	T4,T6,T8	Yes	T1,T2,T3	OUTPUT
obs_ctrl_i.obmen[3:0]	Excluded	Excluded		Excluded		INPUT	[LOW_RISK] Covered via connectivity. Cannot be covered in open source DV due to behavioral models of AST and flash. Must be covered in vendor closed source DV.
obs_ctrl_i.obmsl[3:0]	Excluded	Excluded		Excluded		INPUT	[LOW_RISK] Covered via connectivity. Cannot be covered in open source DV due to behavioral models of AST and flash. Must be covered in vendor closed source DV.
obs_ctrl_i.obgsl[3:0]	Excluded	Excluded		Excluded		INPUT	[LOW_RISK] Covered via connectivity. Cannot be covered in open source DV due to behavioral models of AST and flash. Must be covered in vendor closed source DV.
ram_1p_cfg_i.rf_cfg.cfg[3:0]	Excluded	Excluded		Excluded		INPUT	[LOW_RISK] Covered in formal conn: hw/top_earlgrey/formal/conn_csvs/ast_mem_cfg.csv
ram_1p_cfg_i.rf_cfg.cfg_en[0:0]	Excluded	Excluded		Excluded		INPUT	[LOW_RISK] Covered in formal conn: hw/top_earlgrey/formal/conn_csvs/ast_mem_cfg.csv
ram_1p_cfg_i.rf_cfg.test	No	No		No		INPUT
ram_1p_cfg_i.ram_cfg.cfg[3:0]	Excluded	Excluded		Excluded		INPUT	[LOW_RISK] Covered in formal conn: hw/top_earlgrey/formal/conn_csvs/ast_mem_cfg.csv
ram_1p_cfg_i.ram_cfg.cfg_en[0:0]	Excluded	Excluded		Excluded		INPUT	[LOW_RISK] Covered in formal conn: hw/top_earlgrey/formal/conn_csvs/ast_mem_cfg.csv
ram_1p_cfg_i.ram_cfg.test	No	No		No		INPUT
spi_ram_2p_cfg_i.b_ram_lcfg.cfg[3:0]	No	No		No		INPUT
spi_ram_2p_cfg_i.b_ram_lcfg.cfg_en	No	No		No		INPUT
spi_ram_2p_cfg_i.b_ram_lcfg.test	No	No		No		INPUT
spi_ram_2p_cfg_i.a_ram_lcfg.cfg[3:0]	No	No		No		INPUT
spi_ram_2p_cfg_i.a_ram_lcfg.cfg_en	No	No		No		INPUT
spi_ram_2p_cfg_i.a_ram_lcfg.test	No	No		No		INPUT
spi_ram_2p_cfg_i.b_ram_fcfg.cfg[3:0]	No	No		No		INPUT
spi_ram_2p_cfg_i.b_ram_fcfg.cfg_en	No	No		No		INPUT
spi_ram_2p_cfg_i.b_ram_fcfg.test	No	No		No		INPUT
spi_ram_2p_cfg_i.a_ram_fcfg.cfg[3:0]	No	No		No		INPUT
spi_ram_2p_cfg_i.a_ram_fcfg.cfg_en	No	No		No		INPUT
spi_ram_2p_cfg_i.a_ram_fcfg.test	No	No		No		INPUT
usb_ram_1p_cfg_i.rf_cfg.cfg[3:0]	No	No		No		INPUT
usb_ram_1p_cfg_i.rf_cfg.cfg_en	No	No		No		INPUT
usb_ram_1p_cfg_i.rf_cfg.test	No	No		No		INPUT
usb_ram_1p_cfg_i.ram_cfg.cfg[3:0]	No	No		No		INPUT
usb_ram_1p_cfg_i.ram_cfg.cfg_en	No	No		No		INPUT
usb_ram_1p_cfg_i.ram_cfg.test	No	No		No		INPUT
rom_cfg_i.cfg[3:0]	Excluded	Excluded		Excluded		INPUT	[LOW_RISK] Covered in formal conn: hw/top_earlgrey/formal/conn_csvs/ast_mem_cfg.csv
rom_cfg_i.cfg_en[0:0]	Excluded	Excluded		Excluded		INPUT	[LOW_RISK] Covered in formal conn: hw/top_earlgrey/formal/conn_csvs/ast_mem_cfg.csv
rom_cfg_i.test	No	No		No		INPUT
clk_main_jitter_en_o[3:0]	Yes	Yes	T2,T47,T110	Yes	T47,T115,T116	OUTPUT
io_clk_byp_req_o[3:0]	Yes	Yes	T6,T61,T138	Yes	T6,T61,T138	OUTPUT
io_clk_byp_ack_i[3:0]	Yes	Yes	T6,T61,T138	Yes	T6,T61,T138	INPUT
all_clk_byp_req_o[3:0]	Yes	Yes	T93,T62,T117	Yes	T62,T136,T137	OUTPUT
all_clk_byp_ack_i[3:0]	Yes	Yes	T93,T62,T117	Yes	T62,T136,T137	INPUT
hi_speed_sel_o[3:0]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
div_step_down_req_i[3:0]	Yes	Yes	T6,T62,T61	Yes	T6,T62,T61	INPUT
calib_rdy_i[3:0]	Yes	Yes	T1,T2,T3	Yes	T4,T5,T6	INPUT
flash_bist_enable_i[3:0]	Unreachable	Unreachable		Unreachable		INPUT
flash_power_down_h_i	Yes	Yes	T1,T2,T3	Yes	T8,T114,T105	INPUT
flash_power_ready_h_i	No	No		Yes	T1,T2,T3	INPUT
flash_test_mode_a_io[1:0]	Excluded	Excluded		Excluded		INOUT	[LOW_RISK] Covered via connectivity. Cannot be covered in open source DV due to behavioral models of AST and flash. Must be covered in vendor closed source DV.
flash_test_voltage_h_io[0:0]	Excluded	Excluded		Excluded		INOUT	[LOW_RISK] Covered via connectivity. Cannot be covered in open source DV due to behavioral models of AST and flash. Must be covered in vendor closed source DV.
flash_obs_o[7:0]	Unreachable	Unreachable		Unreachable		OUTPUT
es_rng_req_o.rng_enable	Yes	Yes	T22,T4,T5	Yes	T1,T2,T3	OUTPUT
es_rng_rsp_i.rng_b[3:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
es_rng_rsp_i.rng_valid	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
es_rng_fips_o	Yes	Yes	T22,T121,T122	Yes	T22,T47,T123	OUTPUT
ast_tl_req_o.d_ready	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
ast_tl_req_o.a_user.data_intg[6:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
ast_tl_req_o.a_user.cmd_intg[6:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
ast_tl_req_o.a_user.instr_type[0]	Yes	Yes	*T1,*T2,*T3	Yes	T1,T2,T3	OUTPUT
ast_tl_req_o.a_user.instr_type[2:1]	No	No		No		OUTPUT
ast_tl_req_o.a_user.instr_type[3]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
ast_tl_req_o.a_user.rsvd[4:0]	Unreachable	Unreachable		Unreachable		OUTPUT
ast_tl_req_o.a_data[31:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
ast_tl_req_o.a_mask[3:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
ast_tl_req_o.a_address[31:0]	Unreachable	Unreachable		Unreachable		OUTPUT
ast_tl_req_o.a_source[5:0]	Yes	Yes	*T15,*T9,*T14	Yes	T15,T9,T14	OUTPUT
ast_tl_req_o.a_source[7:6]	Unreachable	Unreachable		Unreachable		OUTPUT
ast_tl_req_o.a_size[1:0]	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
ast_tl_req_o.a_param[2:0]	Unreachable	Unreachable		Unreachable		OUTPUT
ast_tl_req_o.a_opcode[0]	Yes	Yes	*T14,*T89,*T90	Yes	T14,T89,T90	OUTPUT
ast_tl_req_o.a_opcode[1]	No	No		No		OUTPUT
ast_tl_req_o.a_opcode[2]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
ast_tl_req_o.a_valid	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
ast_tl_rsp_i.a_ready	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
ast_tl_rsp_i.d_error	No	No		No		INPUT
ast_tl_rsp_i.d_user.data_intg[6:0]	No	No		No		INPUT
ast_tl_rsp_i.d_user.rsp_intg[1:0]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	INPUT
ast_tl_rsp_i.d_user.rsp_intg[3:2]	No	No		No		INPUT
ast_tl_rsp_i.d_user.rsp_intg[4]	Yes	Yes	*T4,*T5,*T6	Yes	T1,T2,T3	INPUT
ast_tl_rsp_i.d_user.rsp_intg[6:5]	No	No		No		INPUT
ast_tl_rsp_i.d_data[31:0]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	INPUT
ast_tl_rsp_i.d_sink	No	No		No		INPUT
ast_tl_rsp_i.d_source[0]	No	No		No		INPUT
ast_tl_rsp_i.d_source[5:1]	Yes	Yes	*T5,*T7,*T58	Yes	T59,T5,T7	INPUT
ast_tl_rsp_i.d_source[7:6]	Unreachable	Unreachable		Unreachable		INPUT
ast_tl_rsp_i.d_size[0]	No	No		No		INPUT
ast_tl_rsp_i.d_size[1]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	INPUT
ast_tl_rsp_i.d_param[2:0]	Unreachable	Unreachable		Unreachable		INPUT
ast_tl_rsp_i.d_opcode[0]	No	No		No		INPUT
ast_tl_rsp_i.d_opcode[2:1]	Unreachable	Unreachable		Unreachable		INPUT
ast_tl_rsp_i.d_valid	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
dft_strap_test_o.straps[1:0]	No	No		Yes	T79,T80,T81	OUTPUT
dft_strap_test_o.valid	Yes	Yes	T4,T6,T47	Yes	T1,T2,T3	OUTPUT
dft_hold_tap_sel_i	Unreachable	Unreachable		Unreachable		INPUT
usb_dp_pullup_en_o	Yes	Yes	T32,T33,T34	Yes	T32,T86,T33	OUTPUT
usb_dn_pullup_en_o	Yes	Yes	T32,T74,T39	Yes	T32,T74,T39	OUTPUT
pwrmgr_ast_req_o.usb_clk_en	Yes	Yes	T1,T5,T6	Yes	T1,T2,T3	OUTPUT
pwrmgr_ast_req_o.io_clk_en	Yes	Yes	T1,T5,T6	Yes	T1,T2,T3	OUTPUT
pwrmgr_ast_req_o.core_clk_en	Yes	Yes	T1,T5,T6	Yes	T1,T2,T3	OUTPUT
pwrmgr_ast_req_o.slow_clk_en	No	No		No		OUTPUT
pwrmgr_ast_req_o.pwr_clamp	Yes	Yes	T1,T2,T3	Yes	T5,T6,T7	OUTPUT
pwrmgr_ast_req_o.pwr_clamp_env	Yes	Yes	T1,T2,T3	Yes	T5,T6,T7	OUTPUT
pwrmgr_ast_req_o.main_pd_n	Yes	Yes	T8,T114,T105	Yes	T8,T114,T105	OUTPUT
pwrmgr_ast_rsp_i.main_pok	Yes	Yes	T5,T6,T7	Yes	T1,T2,T3	INPUT
pwrmgr_ast_rsp_i.usb_clk_val	Yes	Yes	T1,T5,T6	Yes	T1,T2,T3	INPUT
pwrmgr_ast_rsp_i.io_clk_val	Yes	Yes	T1,T5,T6	Yes	T1,T2,T3	INPUT
pwrmgr_ast_rsp_i.core_clk_val	Yes	Yes	T1,T5,T6	Yes	T1,T2,T3	INPUT
pwrmgr_ast_rsp_i.slow_clk_val	Yes	Yes	T93,T62,T117	Yes	T1,T2,T3	INPUT
otp_ctrl_otp_ast_pwr_seq_o.pwr_seq[1:0]	No	No		No		OUTPUT
otp_ctrl_otp_ast_pwr_seq_h_i.pwr_seq_h[0]	No	No		No		INPUT
otp_ctrl_otp_ast_pwr_seq_h_i.pwr_seq_h[1]	Yes	Yes	T1,T2,T3	Yes	T8,T114,T105	INPUT
otp_ext_voltage_h_io[0:0]	Excluded	Excluded		Excluded		INOUT	[LOW_RISK] Covered via connectivity. Cannot be covered in open source DV due to behavioral models of AST and OTP. Must be covered in vendor closed source DV.
otp_obs_o[7:0]	Unreachable	Unreachable		Unreachable		OUTPUT
por_n_i[1:0]	Yes	Yes	T5,T6,T7	Yes	T1,T2,T3	INPUT
fpga_info_i[31:0]	Unreachable	Unreachable		Unreachable		INPUT
sensor_ctrl_ast_alert_req_i.alerts[0].n	Yes	Yes	T126,T127,T128	Yes	T127,T128,T75	INPUT
sensor_ctrl_ast_alert_req_i.alerts[0].p	Yes	Yes	T127,T128,T75	Yes	T126,T127,T128	INPUT
sensor_ctrl_ast_alert_req_i.alerts[1].n	Yes	Yes	T129,T106,T126	Yes	T129,T106,T133	INPUT
sensor_ctrl_ast_alert_req_i.alerts[1].p	Yes	Yes	T129,T106,T133	Yes	T129,T106,T126	INPUT
sensor_ctrl_ast_alert_req_i.alerts[2].n	Yes	Yes	T126,T130,T131	Yes	T131,T134	INPUT
sensor_ctrl_ast_alert_req_i.alerts[2].p	Yes	Yes	T131,T134	Yes	T126,T130,T131	INPUT
sensor_ctrl_ast_alert_req_i.alerts[3].n	No	Yes	T126,T130,T132	No		INPUT
sensor_ctrl_ast_alert_req_i.alerts[3].p	No	No		Yes	T126,T130,T132	INPUT
sensor_ctrl_ast_alert_req_i.alerts[4].n	Yes	Yes	T129,T106,T126	Yes	T129,T106,T131	INPUT
sensor_ctrl_ast_alert_req_i.alerts[4].p	Yes	Yes	T129,T106,T131	Yes	T129,T106,T126	INPUT
sensor_ctrl_ast_alert_req_i.alerts[5].n	No	Yes	T126,T130,T132	No		INPUT
sensor_ctrl_ast_alert_req_i.alerts[5].p	No	No		Yes	T126,T130,T132	INPUT
sensor_ctrl_ast_alert_req_i.alerts[6].n	No	Yes	T126,T130,T132	No		INPUT
sensor_ctrl_ast_alert_req_i.alerts[6].p	No	No		Yes	T126,T130,T132	INPUT
sensor_ctrl_ast_alert_req_i.alerts[7].n	Yes	Yes	T126,T119,T120	Yes	T119,T120	INPUT
sensor_ctrl_ast_alert_req_i.alerts[7].p	Yes	Yes	T119,T120	Yes	T126,T119,T120	INPUT
sensor_ctrl_ast_alert_req_i.alerts[8].n	Yes	Yes	T126,T119,T120	Yes	T119,T120	INPUT
sensor_ctrl_ast_alert_req_i.alerts[8].p	Yes	Yes	T119,T120	Yes	T126,T119,T120	INPUT
sensor_ctrl_ast_alert_req_i.alerts[9].n	No	Yes	T126,T130,T132	No		INPUT
sensor_ctrl_ast_alert_req_i.alerts[9].p	No	No		Yes	T126,T130,T132	INPUT
sensor_ctrl_ast_alert_req_i.alerts[10].n	No	Yes	T126,T130,T132	No		INPUT
sensor_ctrl_ast_alert_req_i.alerts[10].p	No	No		Yes	T126,T130,T132	INPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[0].n	Yes	Yes	T126,T127,T128	Yes	T126,T127,T128	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[0].p	Yes	Yes	T126,T127,T128	Yes	T126,T127,T128	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[1].n	Yes	Yes	T129,T106,T126	Yes	T129,T106,T126	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[1].p	Yes	Yes	T129,T106,T126	Yes	T129,T106,T126	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[2].n	Yes	Yes	T126,T130,T131	Yes	T126,T130,T131	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[2].p	Yes	Yes	T126,T130,T131	Yes	T126,T130,T131	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[3].n	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[3].p	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[4].n	Yes	Yes	T129,T106,T126	Yes	T129,T106,T126	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[4].p	Yes	Yes	T129,T106,T126	Yes	T129,T106,T126	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[5].n	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[5].p	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[6].n	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[6].p	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[7].n	Yes	Yes	T126,T119,T120	Yes	T126,T119,T120	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[7].p	Yes	Yes	T126,T119,T120	Yes	T126,T119,T120	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[8].n	Yes	Yes	T126,T119,T120	Yes	T126,T119,T120	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[8].p	Yes	Yes	T126,T119,T120	Yes	T126,T119,T120	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[9].n	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[9].p	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[10].n	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_trig[10].p	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[0].n	Yes	Yes	T126,T127,T128	Yes	T126,T127,T128	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[0].p	Yes	Yes	T126,T127,T128	Yes	T126,T127,T128	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[1].n	Yes	Yes	T129,T106,T126	Yes	T129,T106,T126	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[1].p	Yes	Yes	T129,T106,T126	Yes	T129,T106,T126	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[2].n	Yes	Yes	T126,T130,T131	Yes	T126,T130,T131	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[2].p	Yes	Yes	T126,T130,T131	Yes	T126,T130,T131	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[3].n	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[3].p	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[4].n	Yes	Yes	T129,T106,T126	Yes	T129,T106,T126	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[4].p	Yes	Yes	T129,T106,T126	Yes	T129,T106,T126	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[5].n	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[5].p	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[6].n	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[6].p	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[7].n	Yes	Yes	T126,T119,T120	Yes	T126,T119,T120	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[7].p	Yes	Yes	T126,T119,T120	Yes	T126,T119,T120	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[8].n	Yes	Yes	T126,T119,T120	Yes	T126,T119,T120	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[8].p	Yes	Yes	T126,T119,T120	Yes	T126,T119,T120	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[9].n	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[9].p	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[10].n	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_alert_rsp_o.alerts_ack[10].p	Yes	Yes	T126,T130,T132	Yes	T126,T130,T132	OUTPUT
sensor_ctrl_ast_status_i.io_pok[1:0]	Yes	Yes	T111,T112,T113	Yes	T1,T2,T3	INPUT
ast2pinmux_i[8:0]	Unreachable	Unreachable		Unreachable		INPUT
ast_init_done_i[3:0]	Yes	Yes	T1,T2,T3	Yes	T4,T5,T6	INPUT
sensor_ctrl_manual_pad_attr_o[0].invert	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[0].virt_od_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[0].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
sensor_ctrl_manual_pad_attr_o[0].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
sensor_ctrl_manual_pad_attr_o[0].keep_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[0].schmitt_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[0].od_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[0].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
sensor_ctrl_manual_pad_attr_o[0].slew_rate[1:0]	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[0].drive_strength[3:0]	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[1].invert	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[1].virt_od_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[1].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
sensor_ctrl_manual_pad_attr_o[1].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
sensor_ctrl_manual_pad_attr_o[1].keep_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[1].schmitt_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[1].od_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[1].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
sensor_ctrl_manual_pad_attr_o[1].slew_rate[1:0]	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[1].drive_strength[3:0]	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[2].invert	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[2].virt_od_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[2].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
sensor_ctrl_manual_pad_attr_o[2].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
sensor_ctrl_manual_pad_attr_o[2].keep_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[2].schmitt_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[2].od_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[2].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
sensor_ctrl_manual_pad_attr_o[2].slew_rate[1:0]	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[2].drive_strength[3:0]	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[3].invert	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[3].virt_od_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[3].pull_en	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
sensor_ctrl_manual_pad_attr_o[3].pull_select	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
sensor_ctrl_manual_pad_attr_o[3].keep_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[3].schmitt_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[3].od_en	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[3].input_disable	Yes	Yes	T44,T45,T46	Yes	T44,T45,T46	OUTPUT
sensor_ctrl_manual_pad_attr_o[3].slew_rate[1:0]	No	No		No		OUTPUT
sensor_ctrl_manual_pad_attr_o[3].drive_strength[3:0]	No	No		No		OUTPUT
sck_monitor_o	Yes	Yes	T67,T26,T27	Yes	T67,T26,T27	OUTPUT
usbdev_usb_rx_d_i	Yes	Yes	T32,T33,T35	Yes	T32,T33,T35	INPUT
usbdev_usb_tx_d_o	Yes	Yes	T32,T33,T34	Yes	T33,T34,T35	OUTPUT
usbdev_usb_tx_se0_o	Yes	Yes	T33,T35,T39	Yes	T33,T35,T39	OUTPUT
usbdev_usb_tx_use_d_se0_o	No	No		No		OUTPUT
usbdev_usb_rx_enable_o	Yes	Yes	T39	Yes	T32,T33,T35	OUTPUT
usbdev_usb_ref_val_o	Yes	Yes	T33,T35,T39	Yes	T33,T35,T39	OUTPUT
usbdev_usb_ref_pulse_o	Yes	Yes	T33,T35,T39	Yes	T33,T35,T39	OUTPUT
clk_main_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
clk_io_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
clk_usb_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
clk_aon_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
clks_ast_o.clk_usb_peri	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_io_peri	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_io_div2_peri	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_io_div4_peri	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_io_div4_timers	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_main_secure	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_io_div4_secure	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_io_div2_infra	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_io_infra	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_usb_infra	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_main_infra	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_io_div4_infra	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_main_otbn	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_main_kmac	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_main_hmac	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_main_aes	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_aon_timers	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_aon_peri	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_aon_secure	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_io_div2_powerup	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_usb_powerup	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_io_powerup	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_main_powerup	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_aon_powerup	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
clks_ast_o.clk_io_div4_powerup	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_i2c2_n[0]	No	No		No		OUTPUT
rsts_ast_o.rst_i2c2_n[1]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_i2c1_n[0]	No	No		No		OUTPUT
rsts_ast_o.rst_i2c1_n[1]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_i2c0_n[0]	No	No		No		OUTPUT
rsts_ast_o.rst_i2c0_n[1]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_usb_aon_n[0]	No	No		No		OUTPUT
rsts_ast_o.rst_usb_aon_n[1]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_usb_n[0]	No	No		No		OUTPUT
rsts_ast_o.rst_usb_n[1]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_spi_host1_n[0]	No	No		No		OUTPUT
rsts_ast_o.rst_spi_host1_n[1]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_spi_host0_n[0]	No	No		No		OUTPUT
rsts_ast_o.rst_spi_host0_n[1]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_spi_device_n[0]	No	No		No		OUTPUT
rsts_ast_o.rst_spi_device_n[1]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_sys_io_div4_n[0]	Yes	Yes	*T4,*T5,*T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_sys_io_div4_n[1]	No	No		No		OUTPUT
rsts_ast_o.rst_sys_n[0]	No	No		No		OUTPUT
rsts_ast_o.rst_sys_n[1]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_lc_usb_n[1:0]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_lc_io_div4_n[1:0]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_lc_io_div4_shadowed_n[1:0]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_lc_io_div2_n[1:0]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_lc_io_n[1:0]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_lc_aon_n[0]	Yes	Yes	*T4,*T5,*T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_lc_aon_n[1]	No	No		No		OUTPUT
rsts_ast_o.rst_lc_n[1:0]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_lc_shadowed_n[1:0]	Yes	Yes	T4,T5,T6	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_por_usb_n[0]	Yes	Yes	*T5,*T6,*T7	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_por_usb_n[1]	No	No		No		OUTPUT
rsts_ast_o.rst_por_io_div4_n[0]	Yes	Yes	*T5,*T6,*T7	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_por_io_div4_n[1]	No	No		No		OUTPUT
rsts_ast_o.rst_por_io_div2_n[0]	Yes	Yes	*T5,*T6,*T7	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_por_io_div2_n[1]	No	No		No		OUTPUT
rsts_ast_o.rst_por_io_n[0]	Yes	Yes	*T5,*T6,*T7	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_por_io_n[1]	No	No		No		OUTPUT
rsts_ast_o.rst_por_n[0]	Yes	Yes	*T5,*T6,*T7	Yes	T1,T2,T3	OUTPUT
rsts_ast_o.rst_por_n[1]	No	No		No		OUTPUT
rsts_ast_o.rst_por_aon_n[1:0]	Yes	Yes	T5,T6,T7	Yes	T1,T2,T3	OUTPUT
scan_rst_ni	Unreachable	Unreachable		Unreachable		INPUT
scan_en_i	Unreachable	Unreachable		Unreachable		INPUT
scanmode_i[3:0]	Unreachable	Unreachable		Unreachable		INPUT

*Tests covering at least one bit in the range

---

Assert Coverage for Instance : tb.dut.top_earlgrey

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	1	1	100.00	1	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	1	1	100.00	1	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
scanmodeKnown	548132238	548132238	0	0

scanmodeKnown

Name	Attempts	Real Successes	Failures	Incomplete
Total	548132238	548132238	0	0
T1	159174	159174	0	0
T2	101065	101065	0	0
T3	113159	113159	0	0
T4	237139	237139	0	0
T5	126696	126696	0	0
T6	432414	432414	0	0
T22	393444	393444	0	0
T59	941115	941115	0	0
T62	203951	203951	0	0
T93	109334	109334	0	0