Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.02 95.22 93.82 98.31 92.52 97.12 96.99 98.15


Total tests in report: 1258
Tests are in graded order

Scores are accumulated (Total) and incremental (Incr) for each test.

SCORE LINE COND TOGGLE FSM BRANCH ASSERT GROUP  
TOTAL INCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRNAME
63.56 63.56 86.86 86.86 68.82 68.82 46.08 46.08 53.74 53.74 83.18 83.18 80.71 80.71 25.49 25.49 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_mid_op_rst.2467602662
71.23 7.67 88.99 2.14 78.11 9.28 62.75 16.67 60.54 6.80 86.30 3.12 83.25 2.54 38.66 13.16 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rw_serr.333857502
77.18 5.95 92.03 3.04 83.93 5.82 65.00 2.25 60.54 0.00 92.03 5.73 91.63 8.37 55.12 16.46 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_csr_mem_rw_with_rand_reset.3150807015
80.84 3.66 92.86 0.83 84.61 0.69 70.69 5.69 77.55 17.01 93.16 1.13 91.82 0.19 55.21 0.09 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_hw_rma_reset.1711548754
84.39 3.55 93.14 0.28 85.24 0.63 73.35 2.67 77.55 0.00 93.46 0.30 92.29 0.47 75.71 20.50 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_mp_regions.1099436274
87.15 2.76 93.57 0.44 86.72 1.48 89.29 15.93 77.55 0.00 93.59 0.13 92.38 0.09 76.97 1.26 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_hw_sec_otp.3783799148
88.66 1.50 93.75 0.18 87.54 0.82 93.24 3.95 78.91 1.36 94.34 0.75 95.58 3.20 77.25 0.28 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_sec_cm.2541033743
89.71 1.05 93.75 0.00 88.11 0.57 93.24 0.00 78.91 0.00 94.34 0.00 96.14 0.56 83.48 6.23 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_csr_mem_rw_with_rand_reset.2531051348
90.53 0.82 93.87 0.12 88.40 0.30 93.88 0.64 82.31 3.40 94.51 0.17 96.33 0.19 84.43 0.96 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_erase_suspend.2230307686
90.94 0.40 94.13 0.26 89.21 0.81 94.52 0.64 82.31 0.00 95.30 0.79 96.33 0.00 84.74 0.31 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rw_evict_all_en.1371639107
91.32 0.39 94.13 0.00 89.27 0.06 94.52 0.00 82.31 0.00 95.30 0.00 96.33 0.00 87.39 2.65 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_csr_bit_bash.2708960698
91.62 0.30 94.14 0.02 89.29 0.02 94.52 0.00 84.35 2.04 95.34 0.04 96.33 0.00 87.39 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/50.flash_ctrl_otp_reset.572710968
91.93 0.30 94.31 0.17 89.59 0.30 95.18 0.66 85.03 0.68 95.56 0.21 96.33 0.00 87.48 0.09 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rma_err.1594722586
92.23 0.30 94.31 0.00 89.62 0.03 95.18 0.00 87.07 2.04 95.56 0.00 96.33 0.00 87.52 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_otp_reset.2013004297
92.48 0.26 94.36 0.04 89.94 0.32 95.66 0.48 87.07 0.00 95.71 0.15 96.33 0.00 88.32 0.80 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_fetch_code.1315220989
92.72 0.23 94.36 0.00 89.94 0.00 95.66 0.00 87.07 0.00 95.71 0.00 96.33 0.00 89.95 1.63 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/9.flash_ctrl_intr_test.2592878063
92.93 0.21 94.43 0.07 90.12 0.17 95.78 0.11 87.07 0.00 95.88 0.17 96.33 0.00 90.91 0.96 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_intr_rd_slow_flash.2973900780
93.12 0.19 94.43 0.00 90.12 0.00 95.78 0.00 88.44 1.36 95.88 0.00 96.33 0.00 90.91 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_mid_op_rst.683651058
93.31 0.19 94.44 0.01 90.17 0.06 95.81 0.03 88.44 0.00 95.90 0.02 96.33 0.00 92.11 1.20 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/7.flash_ctrl_tl_intg_err.123692840
93.50 0.19 94.55 0.11 90.38 0.21 95.89 0.08 89.12 0.68 96.09 0.19 96.33 0.00 92.14 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_hw_prog_rma_wipe_err.3306483176
93.68 0.18 94.55 0.00 90.43 0.05 95.89 0.00 89.12 0.00 96.09 0.00 96.43 0.09 93.25 1.11 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_csr_rw.1589179429
93.85 0.17 94.62 0.07 90.60 0.17 95.97 0.08 89.80 0.68 96.22 0.13 96.43 0.00 93.31 0.06 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_wr_intg.3442718529
94.00 0.15 94.77 0.15 91.47 0.87 95.97 0.00 89.80 0.00 96.22 0.00 96.43 0.00 93.37 0.06 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_tl_errors.3262125934
94.14 0.14 94.84 0.07 91.70 0.23 96.19 0.22 89.80 0.00 96.35 0.13 96.52 0.09 93.59 0.22 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_invalid_op.4148568260
94.28 0.14 94.89 0.05 91.81 0.11 96.55 0.35 89.80 0.00 96.47 0.13 96.52 0.00 93.90 0.31 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_sec_info_access.3330855518
94.40 0.12 94.89 0.00 92.18 0.37 96.56 0.02 89.80 0.00 96.50 0.02 96.61 0.09 94.24 0.34 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rw_derr.385491600
94.52 0.12 94.89 0.00 92.18 0.00 96.72 0.16 90.48 0.68 96.50 0.00 96.61 0.00 94.24 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_host_ctrl_arb.1620019104
94.64 0.12 94.99 0.10 92.29 0.10 97.17 0.45 90.48 0.00 96.50 0.00 96.61 0.00 94.42 0.18 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_alert_test.2142559370
94.75 0.11 94.99 0.00 92.30 0.01 97.17 0.00 91.16 0.68 96.50 0.00 96.61 0.00 94.51 0.09 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_derr_detect.774424558
94.86 0.11 94.99 0.00 92.31 0.01 97.24 0.06 91.84 0.68 96.52 0.02 96.61 0.00 94.51 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_otp_reset.2184913215
94.96 0.10 94.99 0.00 92.31 0.00 97.24 0.00 92.52 0.68 96.52 0.00 96.61 0.00 94.54 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/46.flash_ctrl_otp_reset.1812234444
95.02 0.06 94.99 0.00 92.38 0.08 97.29 0.05 92.52 0.00 96.54 0.02 96.61 0.00 94.79 0.25 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_re_evict.797826618
95.07 0.06 94.99 0.00 92.40 0.02 97.29 0.00 92.52 0.00 96.54 0.00 96.61 0.00 95.16 0.37 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_intr_rd.224353833
95.12 0.05 95.01 0.02 92.44 0.04 97.41 0.13 92.52 0.00 96.62 0.09 96.61 0.00 95.22 0.06 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_hw_prog_rma_wipe_err.2778060718
95.17 0.05 95.02 0.01 92.49 0.05 97.61 0.19 92.52 0.00 96.67 0.04 96.61 0.00 95.25 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_lcmgr_intg.2017805374
95.21 0.04 95.05 0.03 92.51 0.02 97.61 0.00 92.52 0.00 96.69 0.02 96.71 0.09 95.38 0.12 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_mp_regions.4211033874
95.25 0.04 95.05 0.00 92.51 0.00 97.61 0.00 92.52 0.00 96.69 0.00 96.99 0.28 95.38 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_mem_partial_access.1517381830
95.29 0.04 95.05 0.00 92.51 0.00 97.61 0.00 92.52 0.00 96.69 0.00 96.99 0.00 95.65 0.28 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/8.flash_ctrl_tl_intg_err.2984270213
95.33 0.04 95.05 0.00 92.59 0.09 97.67 0.06 92.52 0.00 96.69 0.00 96.99 0.00 95.78 0.12 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_oversize_error.299151715
95.36 0.04 95.05 0.00 92.67 0.08 97.85 0.18 92.52 0.00 96.69 0.00 96.99 0.00 95.78 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_hw_sec_otp.4279128077
95.39 0.03 95.05 0.01 92.81 0.14 97.85 0.00 92.52 0.00 96.73 0.04 96.99 0.00 95.81 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_phy_arb_redun.1263649715
95.43 0.03 95.07 0.02 92.84 0.03 97.85 0.00 92.52 0.00 96.82 0.09 96.99 0.00 95.90 0.09 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_hw_read_seed_err.3237475264
95.46 0.03 95.13 0.05 92.86 0.02 97.91 0.06 92.52 0.00 96.86 0.04 96.99 0.00 95.93 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_disable.1318121222
95.48 0.03 95.13 0.00 92.98 0.12 97.91 0.00 92.52 0.00 96.86 0.00 96.99 0.00 95.99 0.06 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/7.flash_ctrl_tl_errors.568852472
95.51 0.03 95.13 0.00 93.06 0.08 97.93 0.02 92.52 0.00 96.86 0.00 96.99 0.00 96.09 0.09 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_ro_derr.3608882933
95.53 0.02 95.13 0.00 93.08 0.02 97.98 0.05 92.52 0.00 96.86 0.00 96.99 0.00 96.18 0.09 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_intr_rd.233608578
95.55 0.02 95.13 0.00 93.08 0.00 97.98 0.00 92.52 0.00 96.86 0.00 96.99 0.00 96.33 0.15 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_csr_bit_bash.1391635218
95.58 0.02 95.13 0.00 93.08 0.00 97.98 0.00 92.52 0.00 96.86 0.00 96.99 0.00 96.49 0.15 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_re_evict.2013922260
95.60 0.02 95.13 0.01 93.14 0.07 97.98 0.00 92.52 0.00 96.90 0.04 96.99 0.00 96.52 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_phy_ack_consistency.562532590
95.62 0.02 95.15 0.02 93.22 0.08 97.98 0.00 92.52 0.00 96.94 0.04 96.99 0.00 96.52 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_access_after_disable.332295653
95.63 0.02 95.15 0.00 93.31 0.09 97.98 0.00 92.52 0.00 96.99 0.04 96.99 0.00 96.52 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_fetch_code.133324180
95.65 0.02 95.16 0.01 93.33 0.02 97.98 0.00 92.52 0.00 97.01 0.02 96.99 0.00 96.58 0.06 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_phy_host_grant_err.4267073199
95.67 0.01 95.16 0.00 93.33 0.01 98.01 0.03 92.52 0.00 97.01 0.00 96.99 0.00 96.64 0.06 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rw_evict.1231927835
95.68 0.01 95.16 0.00 93.34 0.01 98.01 0.00 92.52 0.00 97.01 0.00 96.99 0.00 96.73 0.09 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_tl_intg_err.3990181715
95.69 0.01 95.16 0.00 93.34 0.00 98.10 0.10 92.52 0.00 97.01 0.00 96.99 0.00 96.73 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_lcmgr_intg.3020074660
95.71 0.01 95.16 0.00 93.34 0.00 98.10 0.00 92.52 0.00 97.01 0.00 96.99 0.00 96.82 0.09 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/11.flash_ctrl_intr_test.3931373919
95.72 0.01 95.17 0.01 93.35 0.01 98.10 0.00 92.52 0.00 97.05 0.04 96.99 0.00 96.86 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_hw_read_seed_err.3473143158
95.73 0.01 95.18 0.01 93.36 0.01 98.10 0.00 92.52 0.00 97.09 0.04 96.99 0.00 96.89 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_hw_prog_rma_wipe_err.2723084756
95.75 0.01 95.22 0.04 93.36 0.00 98.12 0.02 92.52 0.00 97.09 0.00 96.99 0.00 96.92 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_connect.2133240114
95.76 0.01 95.22 0.00 93.42 0.06 98.12 0.00 92.52 0.00 97.09 0.00 96.99 0.00 96.95 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rw.2709915280
95.77 0.01 95.22 0.00 93.47 0.05 98.12 0.00 92.52 0.00 97.09 0.00 96.99 0.00 96.98 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_error_prog_type.2982907950
95.78 0.01 95.22 0.00 93.48 0.01 98.19 0.06 92.52 0.00 97.09 0.00 96.99 0.00 96.98 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_error_prog_win.1253576780
95.79 0.01 95.22 0.00 93.50 0.02 98.22 0.03 92.52 0.00 97.12 0.02 96.99 0.00 96.98 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_hw_rma_reset.2170981678
95.80 0.01 95.22 0.00 93.51 0.01 98.22 0.00 92.52 0.00 97.12 0.00 96.99 0.00 97.04 0.06 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_fs_sup.2988282676
95.81 0.01 95.22 0.00 93.52 0.01 98.22 0.00 92.52 0.00 97.12 0.00 96.99 0.00 97.10 0.06 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_re_evict.1727011582
95.82 0.01 95.22 0.00 93.52 0.00 98.28 0.06 92.52 0.00 97.12 0.00 96.99 0.00 97.10 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_sec_cm.859243433
95.83 0.01 95.22 0.00 93.52 0.00 98.28 0.00 92.52 0.00 97.12 0.00 96.99 0.00 97.16 0.06 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/11.flash_ctrl_tl_intg_err.1876402755
95.84 0.01 95.22 0.00 93.52 0.00 98.28 0.00 92.52 0.00 97.12 0.00 96.99 0.00 97.23 0.06 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/14.flash_ctrl_tl_intg_err.2263987491
95.85 0.01 95.22 0.00 93.52 0.00 98.28 0.00 92.52 0.00 97.12 0.00 96.99 0.00 97.29 0.06 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_re_evict.95269151
95.86 0.01 95.22 0.00 93.52 0.00 98.28 0.00 92.52 0.00 97.12 0.00 96.99 0.00 97.35 0.06 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_sec_info_access.2281169117
95.86 0.01 95.22 0.00 93.52 0.00 98.28 0.00 92.52 0.00 97.12 0.00 96.99 0.00 97.41 0.06 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_sec_info_access.3285474283
95.87 0.01 95.22 0.00 93.52 0.00 98.28 0.00 92.52 0.00 97.12 0.00 96.99 0.00 97.47 0.06 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_sec_info_access.2074310429
95.88 0.01 95.22 0.00 93.52 0.00 98.28 0.00 92.52 0.00 97.12 0.00 96.99 0.00 97.53 0.06 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/28.flash_ctrl_rw_evict_all_en.2036784077
95.89 0.01 95.22 0.00 93.52 0.00 98.28 0.00 92.52 0.00 97.12 0.00 96.99 0.00 97.60 0.06 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/41.flash_ctrl_sec_info_access.3000930557
95.90 0.01 95.22 0.00 93.57 0.06 98.28 0.00 92.52 0.00 97.12 0.00 96.99 0.00 97.60 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rd_intg.2561685904
95.91 0.01 95.22 0.00 93.62 0.05 98.28 0.00 92.52 0.00 97.12 0.00 96.99 0.00 97.60 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_phy_arb_redun.3977410483
95.91 0.01 95.22 0.00 93.63 0.01 98.28 0.00 92.52 0.00 97.12 0.00 96.99 0.00 97.63 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/15.flash_ctrl_tl_errors.2655165902
95.92 0.01 95.22 0.00 93.64 0.01 98.28 0.00 92.52 0.00 97.12 0.00 96.99 0.00 97.66 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_intr_test.1939940751
95.92 0.01 95.22 0.00 93.65 0.01 98.28 0.00 92.52 0.00 97.12 0.00 96.99 0.00 97.69 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_rw_evict.15937201
95.93 0.01 95.22 0.00 93.66 0.01 98.28 0.00 92.52 0.00 97.12 0.00 96.99 0.00 97.72 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_error_mp.2989159040
95.93 0.01 95.22 0.00 93.70 0.04 98.28 0.00 92.52 0.00 97.12 0.00 96.99 0.00 97.72 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_phy_arb_redun.2536001606
95.94 0.01 95.22 0.00 93.70 0.00 98.31 0.03 92.52 0.00 97.12 0.00 96.99 0.00 97.72 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_otp_reset.2934197652
95.94 0.01 95.22 0.00 93.70 0.00 98.31 0.00 92.52 0.00 97.12 0.00 96.99 0.00 97.75 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/15.flash_ctrl_tl_intg_err.1156469350
95.95 0.01 95.22 0.00 93.70 0.00 98.31 0.00 92.52 0.00 97.12 0.00 96.99 0.00 97.78 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/17.flash_ctrl_tl_intg_err.729279780
95.95 0.01 95.22 0.00 93.70 0.00 98.31 0.00 92.52 0.00 97.12 0.00 96.99 0.00 97.81 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_config_regwen.2190368723
95.96 0.01 95.22 0.00 93.70 0.00 98.31 0.00 92.52 0.00 97.12 0.00 96.99 0.00 97.84 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_disable.1569273664
95.96 0.01 95.22 0.00 93.70 0.00 98.31 0.00 92.52 0.00 97.12 0.00 96.99 0.00 97.87 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_disable.2291310558
95.97 0.01 95.22 0.00 93.70 0.00 98.31 0.00 92.52 0.00 97.12 0.00 96.99 0.00 97.90 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_hw_rma_reset.3287703478
95.97 0.01 95.22 0.00 93.70 0.00 98.31 0.00 92.52 0.00 97.12 0.00 96.99 0.00 97.93 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rw_evict_all_en.2963505282
95.97 0.01 95.22 0.00 93.70 0.00 98.31 0.00 92.52 0.00 97.12 0.00 96.99 0.00 97.97 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_rw_evict_all_en.1538632203
95.98 0.01 95.22 0.00 93.70 0.00 98.31 0.00 92.52 0.00 97.12 0.00 96.99 0.00 98.00 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_re_evict.4228070590
95.98 0.01 95.22 0.00 93.70 0.00 98.31 0.00 92.52 0.00 97.12 0.00 96.99 0.00 98.03 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_sec_info_access.935337526
95.99 0.01 95.22 0.00 93.70 0.00 98.31 0.00 92.52 0.00 97.12 0.00 96.99 0.00 98.06 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_disable.1797762860
95.99 0.01 95.22 0.00 93.70 0.00 98.31 0.00 92.52 0.00 97.12 0.00 96.99 0.00 98.09 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_disable.3597860579
96.00 0.01 95.22 0.00 93.70 0.00 98.31 0.00 92.52 0.00 97.12 0.00 96.99 0.00 98.12 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/21.flash_ctrl_disable.4179771433
96.00 0.01 95.22 0.00 93.70 0.00 98.31 0.00 92.52 0.00 97.12 0.00 96.99 0.00 98.15 0.03 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/23.flash_ctrl_disable.3923813954
96.00 0.01 95.22 0.00 93.73 0.03 98.31 0.00 92.52 0.00 97.12 0.00 96.99 0.00 98.15 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_intr_wr.4195374985
96.01 0.01 95.22 0.00 93.74 0.02 98.31 0.00 92.52 0.00 97.12 0.00 96.99 0.00 98.15 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_phy_ack_consistency.3395379378
96.01 0.01 95.22 0.00 93.76 0.02 98.31 0.00 92.52 0.00 97.12 0.00 96.99 0.00 98.15 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_rw.3393425776
96.01 0.01 95.22 0.00 93.77 0.01 98.31 0.00 92.52 0.00 97.12 0.00 96.99 0.00 98.15 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_host_ctrl_arb.4207193962
96.01 0.01 95.22 0.00 93.78 0.01 98.31 0.00 92.52 0.00 97.12 0.00 96.99 0.00 98.15 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_host_dir_rd.3643636202
96.01 0.01 95.22 0.00 93.79 0.01 98.31 0.00 92.52 0.00 97.12 0.00 96.99 0.00 98.15 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_access_after_disable.1430416810
96.02 0.01 95.22 0.00 93.80 0.01 98.31 0.00 92.52 0.00 97.12 0.00 96.99 0.00 98.15 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_ro_derr.762291863
96.02 0.01 95.22 0.00 93.81 0.01 98.31 0.00 92.52 0.00 97.12 0.00 96.99 0.00 98.15 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_rw_derr.576687754
96.02 0.01 95.22 0.00 93.82 0.01 98.31 0.00 92.52 0.00 97.12 0.00 96.99 0.00 98.15 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_ro_serr.3914422711

Tests that do not contribute to grading

Name   
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_csr_aliasing.1090960426
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_csr_hw_reset.3803032990
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_csr_rw.3794187592
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_intr_test.214722897
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_mem_partial_access.513661652
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_mem_walk.2271515953
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_same_csr_outstanding.2773485973
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_shadow_reg_errors.3421707932
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_shadow_reg_errors_with_csr_rw.746065697
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_tl_errors.4169734088
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_csr_aliasing.3827173029
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_csr_hw_reset.1928728843
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_csr_mem_rw_with_rand_reset.3548048011
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_intr_test.1397306468
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_mem_walk.4055884636
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_same_csr_outstanding.3764980231
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_shadow_reg_errors.2435159909
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_shadow_reg_errors_with_csr_rw.560539192
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_tl_errors.2420659361
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_tl_intg_err.122770950
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/10.flash_ctrl_csr_mem_rw_with_rand_reset.688565505
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/10.flash_ctrl_csr_rw.1642102740
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/10.flash_ctrl_intr_test.2569195700
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/10.flash_ctrl_same_csr_outstanding.763534728
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/10.flash_ctrl_shadow_reg_errors.2577547062
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/10.flash_ctrl_shadow_reg_errors_with_csr_rw.1683859580
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/10.flash_ctrl_tl_errors.1553356300
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/10.flash_ctrl_tl_intg_err.3667890924
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/11.flash_ctrl_csr_mem_rw_with_rand_reset.1724038004
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/11.flash_ctrl_csr_rw.4198078671
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/11.flash_ctrl_same_csr_outstanding.1550721450
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/11.flash_ctrl_shadow_reg_errors.3929688799
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/11.flash_ctrl_shadow_reg_errors_with_csr_rw.2336557389
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/11.flash_ctrl_tl_errors.1006019162
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/12.flash_ctrl_csr_mem_rw_with_rand_reset.4014616435
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/12.flash_ctrl_csr_rw.1426288686
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/12.flash_ctrl_intr_test.3330162473
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/12.flash_ctrl_same_csr_outstanding.1146411096
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/12.flash_ctrl_shadow_reg_errors.3229948108
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/12.flash_ctrl_shadow_reg_errors_with_csr_rw.2301433028
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/12.flash_ctrl_tl_errors.518417560
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/12.flash_ctrl_tl_intg_err.880758982
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/13.flash_ctrl_csr_mem_rw_with_rand_reset.1588615427
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/13.flash_ctrl_csr_rw.2084028337
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/13.flash_ctrl_intr_test.616921876
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/13.flash_ctrl_same_csr_outstanding.1563009858
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/13.flash_ctrl_shadow_reg_errors.2331632848
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/13.flash_ctrl_shadow_reg_errors_with_csr_rw.3930784015
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/13.flash_ctrl_tl_errors.1633743430
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/13.flash_ctrl_tl_intg_err.857045643
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/14.flash_ctrl_csr_mem_rw_with_rand_reset.2463269681
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/14.flash_ctrl_csr_rw.1406497994
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/14.flash_ctrl_intr_test.1347286220
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/14.flash_ctrl_same_csr_outstanding.2362792968
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/14.flash_ctrl_shadow_reg_errors.1126992482
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/14.flash_ctrl_shadow_reg_errors_with_csr_rw.4118350020
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/14.flash_ctrl_tl_errors.2138410110
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/15.flash_ctrl_csr_mem_rw_with_rand_reset.4153311702
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/15.flash_ctrl_csr_rw.4263313316
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/15.flash_ctrl_intr_test.545328526
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/15.flash_ctrl_same_csr_outstanding.725681240
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/15.flash_ctrl_shadow_reg_errors.3784771971
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/15.flash_ctrl_shadow_reg_errors_with_csr_rw.3440639436
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/16.flash_ctrl_csr_mem_rw_with_rand_reset.2881715722
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/16.flash_ctrl_csr_rw.2909225648
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/16.flash_ctrl_intr_test.458326130
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/16.flash_ctrl_same_csr_outstanding.2399121928
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/16.flash_ctrl_shadow_reg_errors.344820960
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/16.flash_ctrl_shadow_reg_errors_with_csr_rw.4150474225
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/16.flash_ctrl_tl_errors.983398815
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/16.flash_ctrl_tl_intg_err.657249235
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/17.flash_ctrl_csr_mem_rw_with_rand_reset.3386429217
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/17.flash_ctrl_csr_rw.2118412463
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/17.flash_ctrl_intr_test.2783453313
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/17.flash_ctrl_same_csr_outstanding.109315400
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/17.flash_ctrl_shadow_reg_errors.592758634
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/17.flash_ctrl_shadow_reg_errors_with_csr_rw.3121788022
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/17.flash_ctrl_tl_errors.4221187106
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/18.flash_ctrl_csr_mem_rw_with_rand_reset.2328077105
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/18.flash_ctrl_csr_rw.543431629
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/18.flash_ctrl_intr_test.2287425852
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/18.flash_ctrl_same_csr_outstanding.17625016
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/18.flash_ctrl_shadow_reg_errors.402998615
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/18.flash_ctrl_shadow_reg_errors_with_csr_rw.4231640000
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/18.flash_ctrl_tl_errors.3772704976
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/18.flash_ctrl_tl_intg_err.148681204
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/19.flash_ctrl_csr_mem_rw_with_rand_reset.2040878249
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/19.flash_ctrl_csr_rw.1829107417
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/19.flash_ctrl_intr_test.3737689081
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/19.flash_ctrl_same_csr_outstanding.416838888
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/19.flash_ctrl_shadow_reg_errors.2896862450
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/19.flash_ctrl_shadow_reg_errors_with_csr_rw.1178865712
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/19.flash_ctrl_tl_errors.2213524880
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/19.flash_ctrl_tl_intg_err.827599446
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_csr_aliasing.2864937041
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_csr_bit_bash.2344757517
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_csr_hw_reset.523147389
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_csr_mem_rw_with_rand_reset.1867338227
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_csr_rw.613831416
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_mem_partial_access.2835589852
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_mem_walk.1130381883
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_same_csr_outstanding.1159908090
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_shadow_reg_errors.3301045432
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_shadow_reg_errors_with_csr_rw.1923607173
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_tl_errors.1625167898
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_tl_intg_err.835477258
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/20.flash_ctrl_intr_test.4272673770
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/21.flash_ctrl_intr_test.800387468
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/22.flash_ctrl_intr_test.506627200
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/23.flash_ctrl_intr_test.1359538068
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/24.flash_ctrl_intr_test.708263817
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/25.flash_ctrl_intr_test.3783374177
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/26.flash_ctrl_intr_test.2668552783
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/27.flash_ctrl_intr_test.3471649742
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/28.flash_ctrl_intr_test.428337163
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/29.flash_ctrl_intr_test.4057290815
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_csr_aliasing.1158366959
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_csr_bit_bash.3784734444
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_csr_hw_reset.3064437982
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_csr_rw.1533880109
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_intr_test.3639770227
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_mem_partial_access.4131478567
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_mem_walk.2058568545
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_same_csr_outstanding.1175215899
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_shadow_reg_errors.293129988
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_shadow_reg_errors_with_csr_rw.630308509
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_tl_errors.4084802214
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_tl_intg_err.3727004295
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/30.flash_ctrl_intr_test.1443718274
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/31.flash_ctrl_intr_test.3165590861
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/32.flash_ctrl_intr_test.1683258394
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/33.flash_ctrl_intr_test.1418113935
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/34.flash_ctrl_intr_test.3121956606
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/35.flash_ctrl_intr_test.124004346
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/36.flash_ctrl_intr_test.707022035
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/37.flash_ctrl_intr_test.2256929182
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/38.flash_ctrl_intr_test.652779588
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/39.flash_ctrl_intr_test.2110095252
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_csr_aliasing.2459649579
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_csr_bit_bash.2396701289
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_csr_hw_reset.3939036414
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_csr_mem_rw_with_rand_reset.3694693013
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_csr_rw.1638325886
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_intr_test.4082739732
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_mem_partial_access.3483020554
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_mem_walk.3447524763
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_same_csr_outstanding.322303276
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_shadow_reg_errors.3905783199
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_shadow_reg_errors_with_csr_rw.4134077396
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_tl_intg_err.2551832380
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/40.flash_ctrl_intr_test.1971011739
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/41.flash_ctrl_intr_test.2890714330
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/42.flash_ctrl_intr_test.3654388526
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/43.flash_ctrl_intr_test.2943512260
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/44.flash_ctrl_intr_test.1660824751
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/45.flash_ctrl_intr_test.1812437800
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/46.flash_ctrl_intr_test.2942074040
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/47.flash_ctrl_intr_test.3632626317
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/48.flash_ctrl_intr_test.2506418157
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/49.flash_ctrl_intr_test.414339761
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/5.flash_ctrl_csr_mem_rw_with_rand_reset.3531896504
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/5.flash_ctrl_csr_rw.1138927910
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/5.flash_ctrl_intr_test.809615529
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/5.flash_ctrl_same_csr_outstanding.4251002813
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/5.flash_ctrl_shadow_reg_errors.3090688180
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/5.flash_ctrl_shadow_reg_errors_with_csr_rw.528429276
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/5.flash_ctrl_tl_errors.2196813987
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/5.flash_ctrl_tl_intg_err.2591799615
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/6.flash_ctrl_csr_mem_rw_with_rand_reset.4116658865
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/6.flash_ctrl_csr_rw.1237267994
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/6.flash_ctrl_intr_test.921900494
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/6.flash_ctrl_same_csr_outstanding.2010659512
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/6.flash_ctrl_shadow_reg_errors.2501988754
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/6.flash_ctrl_shadow_reg_errors_with_csr_rw.3321269073
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/6.flash_ctrl_tl_errors.1268312822
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/6.flash_ctrl_tl_intg_err.2686550855
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/7.flash_ctrl_csr_mem_rw_with_rand_reset.4024090131
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/7.flash_ctrl_csr_rw.2603832283
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/7.flash_ctrl_intr_test.616994054
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/7.flash_ctrl_same_csr_outstanding.2869722559
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/7.flash_ctrl_shadow_reg_errors.601027350
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/7.flash_ctrl_shadow_reg_errors_with_csr_rw.787059147
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/8.flash_ctrl_csr_mem_rw_with_rand_reset.2711495585
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/8.flash_ctrl_csr_rw.994599671
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/8.flash_ctrl_intr_test.3109022305
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/8.flash_ctrl_same_csr_outstanding.2413972939
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/8.flash_ctrl_shadow_reg_errors.1361611084
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/8.flash_ctrl_shadow_reg_errors_with_csr_rw.3529448800
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/8.flash_ctrl_tl_errors.1495729992
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/9.flash_ctrl_csr_mem_rw_with_rand_reset.647170192
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/9.flash_ctrl_csr_rw.4137966731
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/9.flash_ctrl_same_csr_outstanding.3832113510
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/9.flash_ctrl_shadow_reg_errors.2768409889
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/9.flash_ctrl_shadow_reg_errors_with_csr_rw.3570183562
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/9.flash_ctrl_tl_errors.276488420
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/cover_reg_top/9.flash_ctrl_tl_intg_err.1285097110
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_error_mp.4043881851
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_full_mem_access.4267781958
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_host_addr_infection.3878430332
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_host_dir_rd.2721266304
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_hw_rma.963337031
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_integrity.1805505701
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_phy_arb.3065359183
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_prog_reset.1400417032
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rand_ops.533546685
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rd_buff_evict.1564749490
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rd_intg.1684492617
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rd_ooo.3764321285
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_read_word_sweep.2215506411
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_read_word_sweep_derr.3246602832
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_read_word_sweep_serr.966542496
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_ro.1251542247
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_ro_serr.3152686624
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rw.4157374027
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_sec_info_access.4268532121
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_serr_address.3171643358
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_serr_counter.3270505286
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_smoke.2704958611
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_smoke_hw.3877036004
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_stress_all.1633656564
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_sw_op.2071150480
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_wo.2430873485
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_wr_intg.1107654185
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_write_word_sweep.2740653881
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_access_after_disable.2978022573
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_alert_test.4032540416
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_config_regwen.38844776
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_connect.2569092386
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_erase_suspend.3694350886
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_error_mp.117166395
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_error_prog_type.3679715406
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_error_prog_win.230365725
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_fetch_code.4287852936
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_fs_sup.784913135
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_full_mem_access.1443073964
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_host_addr_infection.1635992464
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_hw_read_seed_err.3705813224
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_hw_rma.2992939401
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_hw_sec_otp.687919214
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_integrity.1508691879
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_intr_rd.2278812609
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_intr_rd_slow_flash.3872416113
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_intr_wr.1526915490
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_intr_wr_slow_flash.3587129414
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_invalid_op.4271985281
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_lcmgr_intg.2767695049
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_mid_op_rst.708297360
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_otp_reset.1826058527
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_oversize_error.1653945234
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_phy_arb.2199439927
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_phy_arb_redun.298056034
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_prog_reset.2665047045
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rand_ops.752712819
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rd_buff_evict.1108612134
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_re_evict.354102470
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_read_word_sweep_derr.2367060930
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_read_word_sweep_serr.3356737718
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rma_err.1757277114
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_ro.935287200
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_ro_derr.2850575365
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_ro_serr.1909326468
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rw.4073608959
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rw_derr.365275221
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rw_evict.2722865060
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rw_serr.1790623598
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_sec_info_access.1736535771
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_serr_address.372830027
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_serr_counter.3171811199
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_smoke.483248151
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_smoke_hw.1619797413
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_stress_all.2423332870
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_sw_op.3551353858
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_wo.41020645
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_wr_intg.2468916285
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_alert_test.152841963
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_connect.3219871624
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_disable.1821691143
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_hw_prog_rma_wipe_err.217038776
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_hw_read_seed_err.3516592184
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_hw_rma_reset.1454503089
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_hw_sec_otp.1321818435
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_intr_rd.3190410796
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_intr_rd_slow_flash.1102853373
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_invalid_op.2254755843
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_lcmgr_intg.3578064823
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_mp_regions.2014268659
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_otp_reset.2633585090
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_phy_arb.3302278676
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_prog_reset.3886215017
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_rand_ops.2990000945
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_ro.195679548
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_rw.216433114
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_rw_evict_all_en.580309633
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_smoke.332068533
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_wo.1588531669
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_alert_test.1683227266
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_connect.3220982277
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_disable.2838330037
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_hw_prog_rma_wipe_err.2315581005
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_hw_read_seed_err.4084705601
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_hw_rma_reset.1122510385
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_hw_sec_otp.2430495098
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_intr_rd.3568829342
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_intr_rd_slow_flash.1628141705
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_invalid_op.826917013
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_lcmgr_intg.449268749
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_mp_regions.3570830571
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_otp_reset.188434615
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_phy_arb.411128624
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_prog_reset.503482784
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_rand_ops.1872885583
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_re_evict.363209742
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_ro.3437929098
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_rw_evict.929399054
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_sec_info_access.4212875777
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_smoke.4004539299
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_wo.2895981894
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_alert_test.2584318572
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_connect.553038136
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_disable.3330553091
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_hw_prog_rma_wipe_err.2826581590
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_hw_read_seed_err.4153827680
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_hw_rma_reset.884950857
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_hw_sec_otp.2901060732
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_intr_rd_slow_flash.3470411870
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_invalid_op.1761274078
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_mp_regions.1149093892
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_otp_reset.2219264154
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_phy_arb.1761164692
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_prog_reset.3812832740
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_rand_ops.2039067751
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_re_evict.500527566
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_ro.3344139067
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_rw.896984145
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_rw_evict.1362268252
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_rw_evict_all_en.1768181081
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_sec_info_access.286286426
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_smoke.2639840347
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_wo.3704105278
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_alert_test.3233391007
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_connect.87302152
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_disable.3049678435
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_hw_prog_rma_wipe_err.2837332589
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_hw_read_seed_err.2650651100
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_hw_rma_reset.3981769480
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_hw_sec_otp.2294040498
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_intr_rd_slow_flash.3646593401
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_invalid_op.3612656717
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_lcmgr_intg.3701718066
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_mp_regions.9775175
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_otp_reset.1408063997
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_phy_arb.3480054847
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_prog_reset.869990714
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_rand_ops.3446529763
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_ro.3104019324
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_rw.2607388844
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_rw_evict.487969953
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_rw_evict_all_en.2726854750
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_sec_info_access.2320323021
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_smoke.2277176809
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_wo.2209382027
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_alert_test.1193508633
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_connect.2774150560
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_disable.2992854943
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_hw_prog_rma_wipe_err.449370738
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_hw_read_seed_err.173381783
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_hw_rma_reset.4211268005
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_hw_sec_otp.3182890641
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_intr_rd.4080279204
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_intr_rd_slow_flash.1972022702
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_invalid_op.1701068261
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_lcmgr_intg.3309601216
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_mp_regions.2873727702
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_otp_reset.2614402192
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_phy_arb.1687910561
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_prog_reset.4067686922
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_rand_ops.2601199018
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_re_evict.1060289606
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_ro.2725037535
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_rw.3858439896
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_rw_evict.1242561814
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_rw_evict_all_en.1370691476
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_smoke.614267419
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_wo.1715177615
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_alert_test.2761090716
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_connect.3392636770
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_disable.2261211371
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_hw_prog_rma_wipe_err.1281808527
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_hw_read_seed_err.1694257240
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_hw_rma_reset.3249264885
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_hw_sec_otp.476061424
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_intr_rd_slow_flash.3503705922
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_invalid_op.748976439
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_lcmgr_intg.301378415
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_mp_regions.1043032694
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_otp_reset.1182269110
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_phy_arb.2518952766
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_prog_reset.2316468451
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_rand_ops.4138542462
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_re_evict.1745327710
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_ro.1293521646
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_rw.634500483
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_rw_evict.4057531409
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_rw_evict_all_en.2474180846
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_smoke.4160341173
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_wo.4035085547
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_alert_test.3866131284
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_connect.1845791370
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_disable.1320221491
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_hw_prog_rma_wipe_err.3357672051
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_hw_read_seed_err.4276568786
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_hw_rma_reset.1630935817
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_hw_sec_otp.3916269663
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_intr_rd.4097211258
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_intr_rd_slow_flash.742652538
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_invalid_op.2962286218
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_lcmgr_intg.2390801899
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_mp_regions.1924934204
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_otp_reset.3852493703
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_phy_arb.732803424
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_prog_reset.3820678149
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_rand_ops.4232008347
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_re_evict.1651953688
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_ro.3991429702
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_rw.850954928
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_rw_evict.3450509475
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_rw_evict_all_en.2190922296
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_sec_info_access.103678959
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_smoke.2767495104
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_wo.2567371415
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_alert_test.2008358654
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_connect.1479295796
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_hw_prog_rma_wipe_err.3705869248
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_hw_read_seed_err.4073894695
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_hw_rma_reset.2814457251
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_hw_sec_otp.322415276
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_intr_rd.2594178483
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_intr_rd_slow_flash.2322551784
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_invalid_op.2630916704
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_lcmgr_intg.3102027332
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_mp_regions.2723594178
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_otp_reset.1329252271
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_phy_arb.301686098
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_prog_reset.3346921027
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_rand_ops.1811187715
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_re_evict.3327370236
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_ro.3510145006
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_rw.1530404930
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_rw_evict.1185668272
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_rw_evict_all_en.3710349379
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_sec_info_access.500857288
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_smoke.2278867044
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_wo.974573731
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_alert_test.3081115348
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_connect.397143911
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_disable.2163384893
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_hw_prog_rma_wipe_err.1396522685
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_hw_read_seed_err.2657682887
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_hw_rma_reset.3779863287
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_hw_sec_otp.3682242705
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_intr_rd.1213127097
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_intr_rd_slow_flash.3511339132
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_invalid_op.4116027103
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_lcmgr_intg.984371085
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_mp_regions.1935241005
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_otp_reset.994086013
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_phy_arb.1390824949
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_prog_reset.558152440
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_rand_ops.3687771812
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_re_evict.180153543
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_ro.28513424
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_rw.1316908473
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_rw_evict.467971943
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_rw_evict_all_en.2880741749
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_smoke.2825748951
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_wo.2855982826
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_alert_test.3175307780
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_connect.39429619
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_hw_prog_rma_wipe_err.1977030701
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_hw_read_seed_err.3358717111
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_hw_rma_reset.2357206263
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_hw_sec_otp.1380682564
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_intr_rd.2982109815
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_intr_rd_slow_flash.2629834752
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_invalid_op.1269072798
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_lcmgr_intg.3853968384
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_mp_regions.262217286
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_otp_reset.4024267748
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_phy_arb.1356670975
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_prog_reset.2728891665
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_rand_ops.1402149316
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_re_evict.1367462776
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_ro.2905032637
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_rw.888216328
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_rw_evict_all_en.4052091458
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_sec_info_access.3935703399
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_smoke.2454234116
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_wo.2377735314
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_alert_test.786225700
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_config_regwen.665302011
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_connect.915976422
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_disable.1947917389
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_erase_suspend.1532184532
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_error_prog_win.2529893675
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_fs_sup.1122742893
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_full_mem_access.2814893515
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_host_addr_infection.3624431974
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_host_ctrl_arb.2051408716
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_host_dir_rd.3247765472
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_hw_prog_rma_wipe_err.1885883548
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_hw_read_seed_err.651437044
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_hw_rma.603920444
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_hw_rma_reset.3536548330
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_hw_sec_otp.381119245
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_integrity.3292823753
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_intr_rd.4150344138
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_intr_rd_slow_flash.2891404420
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_intr_wr.673581278
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_intr_wr_slow_flash.3234115482
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_invalid_op.1650831211
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_lcmgr_intg.2169033730
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_mp_regions.314243706
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_oversize_error.218051685
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_phy_arb.708682792
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_phy_arb_redun.4012198552
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_prog_reset.2591128605
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rand_ops.2140013096
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rd_buff_evict.1894054805
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rd_intg.3906596672
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_re_evict.4048062275
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_read_word_sweep_derr.3453386618
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_read_word_sweep_serr.3254721386
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rma_err.2432231496
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_ro.2666289360
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_ro_derr.1852556755
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_ro_serr.3017780108
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rw_derr.3046749289
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rw_evict.237813024
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rw_evict_all_en.1837281938
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rw_serr.888374974
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_sec_cm.4148653335
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_sec_info_access.676097989
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_serr_address.2595006985
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_serr_counter.4098746368
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_smoke.1365869459
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_smoke_hw.366907065
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_stress_all.884663860
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_sw_op.2835422147
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_wo.1018686846
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/20.flash_ctrl_alert_test.1087127684
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/20.flash_ctrl_connect.3924041656
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/20.flash_ctrl_disable.4269387009
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/20.flash_ctrl_hw_sec_otp.95201129
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/20.flash_ctrl_intr_rd.1787533155
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/20.flash_ctrl_intr_rd_slow_flash.3961393710
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/20.flash_ctrl_otp_reset.400525440
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/20.flash_ctrl_prog_reset.1600143710
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/20.flash_ctrl_rw_evict.2171663436
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/20.flash_ctrl_rw_evict_all_en.3181155865
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/20.flash_ctrl_sec_info_access.3253718228
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/20.flash_ctrl_smoke.411758642
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/21.flash_ctrl_alert_test.1078995710
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/21.flash_ctrl_connect.2468499277
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/21.flash_ctrl_hw_sec_otp.741449913
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/21.flash_ctrl_intr_rd.1520303155
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/21.flash_ctrl_intr_rd_slow_flash.3469493672
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/21.flash_ctrl_otp_reset.4014401268
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/21.flash_ctrl_prog_reset.1391831069
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/21.flash_ctrl_rw_evict.610011980
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/21.flash_ctrl_rw_evict_all_en.797502535
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/21.flash_ctrl_sec_info_access.3102350914
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/21.flash_ctrl_smoke.2468034988
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/22.flash_ctrl_alert_test.778400113
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/22.flash_ctrl_connect.1915062781
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/22.flash_ctrl_disable.1508474052
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/22.flash_ctrl_hw_sec_otp.2403333991
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/22.flash_ctrl_intr_rd.1060942838
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/22.flash_ctrl_intr_rd_slow_flash.4131736464
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/22.flash_ctrl_otp_reset.4098614348
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/22.flash_ctrl_prog_reset.350909227
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/22.flash_ctrl_rw_evict.1203136694
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/22.flash_ctrl_rw_evict_all_en.1498337396
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/22.flash_ctrl_sec_info_access.910155678
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/22.flash_ctrl_smoke.190347346
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/23.flash_ctrl_alert_test.1386486074
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/23.flash_ctrl_connect.3685721172
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/23.flash_ctrl_hw_sec_otp.4270616633
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/23.flash_ctrl_intr_rd_slow_flash.276872600
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/23.flash_ctrl_otp_reset.2629649151
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/23.flash_ctrl_prog_reset.324522523
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/23.flash_ctrl_rw_evict.2639039183
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/23.flash_ctrl_rw_evict_all_en.3452063901
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/23.flash_ctrl_sec_info_access.2182094831
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/23.flash_ctrl_smoke.2523319661
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/24.flash_ctrl_alert_test.1698439104
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/24.flash_ctrl_connect.3648848611
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/24.flash_ctrl_disable.248233029
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/24.flash_ctrl_hw_sec_otp.2756731127
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/24.flash_ctrl_intr_rd.3228295755
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/24.flash_ctrl_intr_rd_slow_flash.3908569461
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/24.flash_ctrl_otp_reset.2175609562
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/24.flash_ctrl_prog_reset.3338195812
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/24.flash_ctrl_rw_evict.899135638
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/24.flash_ctrl_rw_evict_all_en.3088660198
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/24.flash_ctrl_sec_info_access.1465769348
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/24.flash_ctrl_smoke.3770869054
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/25.flash_ctrl_alert_test.2389890078
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/25.flash_ctrl_connect.3556058004
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/25.flash_ctrl_disable.2201210154
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/25.flash_ctrl_hw_sec_otp.3356290728
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/25.flash_ctrl_intr_rd.1218586296
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/25.flash_ctrl_intr_rd_slow_flash.1170606192
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/25.flash_ctrl_otp_reset.2193810607
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/25.flash_ctrl_prog_reset.553161757
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/25.flash_ctrl_rw_evict.2183269824
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/25.flash_ctrl_rw_evict_all_en.3997272778
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/25.flash_ctrl_sec_info_access.2882017108
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/25.flash_ctrl_smoke.2031581879
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/26.flash_ctrl_alert_test.1040539656
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/26.flash_ctrl_connect.3898765743
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/26.flash_ctrl_disable.1718087731
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/26.flash_ctrl_hw_sec_otp.407337418
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/26.flash_ctrl_intr_rd.1677908648
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/26.flash_ctrl_intr_rd_slow_flash.3105799483
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/26.flash_ctrl_otp_reset.2558431941
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/26.flash_ctrl_prog_reset.2886526371
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/26.flash_ctrl_rw_evict.3089314656
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/26.flash_ctrl_rw_evict_all_en.4239107861
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/26.flash_ctrl_sec_info_access.1581599080
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/26.flash_ctrl_smoke.30813672
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/27.flash_ctrl_alert_test.435744686
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/27.flash_ctrl_connect.972426112
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/27.flash_ctrl_disable.2729890039
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/27.flash_ctrl_hw_sec_otp.3045395630
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/27.flash_ctrl_intr_rd.2910906472
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/27.flash_ctrl_intr_rd_slow_flash.3772736857
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/27.flash_ctrl_otp_reset.108008489
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/27.flash_ctrl_prog_reset.3504315696
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/27.flash_ctrl_rw_evict.2581345973
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/27.flash_ctrl_rw_evict_all_en.2403871337
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/27.flash_ctrl_sec_info_access.3474618802
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/27.flash_ctrl_smoke.1844872809
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/28.flash_ctrl_alert_test.1441470802
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/28.flash_ctrl_connect.4219543541
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/28.flash_ctrl_disable.2869587608
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/28.flash_ctrl_hw_sec_otp.1484191605
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/28.flash_ctrl_intr_rd.92839270
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/28.flash_ctrl_intr_rd_slow_flash.3462005236
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/28.flash_ctrl_otp_reset.3804924229
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/28.flash_ctrl_prog_reset.2331733021
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/28.flash_ctrl_rw_evict.1744793775
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/28.flash_ctrl_sec_info_access.1895213842
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/28.flash_ctrl_smoke.929335770
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/29.flash_ctrl_alert_test.1460685478
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/29.flash_ctrl_connect.3098516298
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/29.flash_ctrl_disable.2944454002
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/29.flash_ctrl_hw_sec_otp.1652465246
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/29.flash_ctrl_intr_rd.2693107307
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/29.flash_ctrl_intr_rd_slow_flash.2133399208
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/29.flash_ctrl_otp_reset.400758428
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/29.flash_ctrl_prog_reset.2040135856
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/29.flash_ctrl_rw_evict_all_en.3360080899
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/29.flash_ctrl_sec_info_access.65283752
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/29.flash_ctrl_smoke.2447725963
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_alert_test.4003712586
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_config_regwen.2660963814
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_connect.552349761
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_disable.701320827
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_erase_suspend.781046236
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_error_mp.2784103119
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_error_prog_win.3712638355
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_fetch_code.2159050870
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_fs_sup.2254284713
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_full_mem_access.2972019289
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_host_ctrl_arb.3034788427
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_host_dir_rd.1139921162
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_hw_sec_otp.3804132221
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_integrity.705705934
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_intr_rd.1005397958
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_intr_rd_slow_flash.4277687055
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_intr_wr.1507633518
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_intr_wr_slow_flash.531721309
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_invalid_op.3222691646
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_lcmgr_intg.1010370575
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_mid_op_rst.3069247656
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_mp_regions.3908081345
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_oversize_error.3650377572
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_phy_arb.2349594250
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_phy_host_grant_err.155775627
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_prog_reset.2143794207
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rand_ops.3007511436
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rd_buff_evict.246661382
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_re_evict.2077333574
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_read_word_sweep_derr.2293775137
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_read_word_sweep_serr.2367200269
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_ro.3228677342
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_ro_derr.1496357862
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_ro_serr.3532347593
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rw.1221819813
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rw_derr.4003544015
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rw_evict.201119089
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rw_evict_all_en.572270066
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rw_serr.3856933705
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_sec_cm.4248896077
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_sec_info_access.1130560540
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_serr_address.1507198804
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_serr_counter.389931919
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_smoke.3323889219
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_smoke_hw.1901587325
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_stress_all.1130025110
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_sw_op.2353573758
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_wo.1029450400
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/30.flash_ctrl_alert_test.4220587563
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/30.flash_ctrl_connect.988796623
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/30.flash_ctrl_disable.1263414036
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/30.flash_ctrl_hw_sec_otp.3872509275
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/30.flash_ctrl_intr_rd.2199571842
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/30.flash_ctrl_intr_rd_slow_flash.1609870985
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/30.flash_ctrl_otp_reset.32857666
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/30.flash_ctrl_rw_evict.2894937006
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/30.flash_ctrl_rw_evict_all_en.2932353000
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/30.flash_ctrl_sec_info_access.1784328940
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/30.flash_ctrl_smoke.3525262001
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/31.flash_ctrl_alert_test.1577603583
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/31.flash_ctrl_connect.3072158129
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/31.flash_ctrl_disable.3076298662
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/31.flash_ctrl_hw_sec_otp.4113952398
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/31.flash_ctrl_intr_rd.655402784
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/31.flash_ctrl_intr_rd_slow_flash.200924542
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/31.flash_ctrl_otp_reset.1364885531
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/31.flash_ctrl_rw_evict.2315620924
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/31.flash_ctrl_rw_evict_all_en.3930846770
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/31.flash_ctrl_sec_info_access.480152661
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/31.flash_ctrl_smoke.846450526
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/32.flash_ctrl_alert_test.2862938029
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/32.flash_ctrl_connect.2116244700
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/32.flash_ctrl_disable.2597225631
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/32.flash_ctrl_hw_sec_otp.149449162
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/32.flash_ctrl_intr_rd.801195280
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/32.flash_ctrl_intr_rd_slow_flash.1155846745
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/32.flash_ctrl_otp_reset.2897335719
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/32.flash_ctrl_rw_evict.3571572617
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/32.flash_ctrl_rw_evict_all_en.751983832
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/32.flash_ctrl_sec_info_access.2031217165
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/32.flash_ctrl_smoke.1693310935
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/33.flash_ctrl_alert_test.2944261311
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/33.flash_ctrl_connect.2957541006
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/33.flash_ctrl_disable.4055371227
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/33.flash_ctrl_hw_sec_otp.725703320
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/33.flash_ctrl_intr_rd.1857748369
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/33.flash_ctrl_intr_rd_slow_flash.3371741540
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/33.flash_ctrl_otp_reset.793914689
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/33.flash_ctrl_rw_evict.1506920912
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/33.flash_ctrl_rw_evict_all_en.2057941504
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/33.flash_ctrl_sec_info_access.771173811
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/33.flash_ctrl_smoke.1049690184
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/34.flash_ctrl_alert_test.3161755807
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/34.flash_ctrl_connect.1569684037
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/34.flash_ctrl_disable.2764102768
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/34.flash_ctrl_hw_sec_otp.1838611969
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/34.flash_ctrl_intr_rd.2439268527
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/34.flash_ctrl_intr_rd_slow_flash.4170608895
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/34.flash_ctrl_otp_reset.4029570887
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/34.flash_ctrl_rw_evict.3462028851
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/34.flash_ctrl_rw_evict_all_en.3129515583
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/34.flash_ctrl_sec_info_access.1230687022
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/34.flash_ctrl_smoke.2398354722
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/35.flash_ctrl_alert_test.94503355
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/35.flash_ctrl_connect.2471884023
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/35.flash_ctrl_disable.2716941729
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/35.flash_ctrl_hw_sec_otp.889450533
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/35.flash_ctrl_intr_rd.2741698312
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/35.flash_ctrl_intr_rd_slow_flash.548310746
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/35.flash_ctrl_otp_reset.4272426498
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/35.flash_ctrl_rw_evict.3328636892
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/35.flash_ctrl_rw_evict_all_en.2322415961
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/35.flash_ctrl_sec_info_access.3171115352
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/35.flash_ctrl_smoke.4010850398
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/36.flash_ctrl_alert_test.3668973371
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/36.flash_ctrl_connect.1633136233
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/36.flash_ctrl_disable.3246162328
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/36.flash_ctrl_hw_sec_otp.2828535526
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/36.flash_ctrl_intr_rd.3269521680
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/36.flash_ctrl_intr_rd_slow_flash.3155949707
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/36.flash_ctrl_otp_reset.978121325
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/36.flash_ctrl_rw_evict.3390272742
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/36.flash_ctrl_rw_evict_all_en.4283358172
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/36.flash_ctrl_sec_info_access.244446006
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/36.flash_ctrl_smoke.1377686193
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/37.flash_ctrl_alert_test.102946206
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/37.flash_ctrl_connect.1852095321
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/37.flash_ctrl_disable.4070619544
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/37.flash_ctrl_hw_sec_otp.1363852851
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/37.flash_ctrl_intr_rd.3246337422
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/37.flash_ctrl_intr_rd_slow_flash.3093241387
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/37.flash_ctrl_otp_reset.2929093840
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/37.flash_ctrl_rw_evict.2229125268
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/37.flash_ctrl_rw_evict_all_en.409197328
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/37.flash_ctrl_sec_info_access.3989244679
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/37.flash_ctrl_smoke.2606689539
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/38.flash_ctrl_alert_test.3158978523
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/38.flash_ctrl_connect.1720930
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/38.flash_ctrl_disable.2232803123
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/38.flash_ctrl_hw_sec_otp.3526981823
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/38.flash_ctrl_intr_rd.790729646
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/38.flash_ctrl_intr_rd_slow_flash.677644210
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/38.flash_ctrl_otp_reset.3035228400
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/38.flash_ctrl_rw_evict.3321385745
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/38.flash_ctrl_sec_info_access.2875706663
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/38.flash_ctrl_smoke.353825221
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/39.flash_ctrl_alert_test.2389485929
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/39.flash_ctrl_connect.2476976683
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/39.flash_ctrl_disable.1430972775
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/39.flash_ctrl_hw_sec_otp.2412172014
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/39.flash_ctrl_intr_rd.1779545796
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/39.flash_ctrl_intr_rd_slow_flash.3728915006
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/39.flash_ctrl_otp_reset.116033083
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/39.flash_ctrl_rw_evict.3122402568
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/39.flash_ctrl_rw_evict_all_en.3434907092
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/39.flash_ctrl_sec_info_access.235169170
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/39.flash_ctrl_smoke.1570285500
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_alert_test.371999775
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_config_regwen.1249149908
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_connect.2587916837
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_disable.2412208806
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_erase_suspend.3704603280
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_error_mp.43078482
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_error_prog_type.1100480968
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_error_prog_win.3533565084
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_fetch_code.3651615931
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_fs_sup.1087770517
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_full_mem_access.2958520567
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_host_ctrl_arb.185093084
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_host_dir_rd.2060977329
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_hw_prog_rma_wipe_err.1121096895
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_hw_read_seed_err.219623377
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_hw_rma_reset.80789108
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_integrity.3882789593
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_intr_rd.997417293
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_intr_rd_slow_flash.3690666186
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_intr_wr.985916554
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_intr_wr_slow_flash.3790657105
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_invalid_op.3314295515
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_lcmgr_intg.3246737754
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_mid_op_rst.2103948753
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_mp_regions.3537855354
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_otp_reset.3189987264
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_oversize_error.2081061140
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_phy_arb.1350042900
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_phy_host_grant_err.3096997153
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_prog_reset.3713271552
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_rand_ops.4294371737
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_rd_buff_evict.1008521913
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_re_evict.1046206574
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_read_word_sweep_derr.638906743
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_read_word_sweep_serr.52498103
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_ro.3013094038
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_ro_derr.3964413927
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_ro_serr.1424485892
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_rw.1244397157
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_rw_derr.2983595819
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_rw_evict_all_en.2576510558
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_sec_cm.1272706781
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_sec_info_access.380095253
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_serr_address.1119231178
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_serr_counter.4228986562
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_smoke.241154031
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_smoke_hw.1943935038
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_stress_all.322571601
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_sw_op.558319654
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_wo.1045418639
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/40.flash_ctrl_alert_test.590552502
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/40.flash_ctrl_connect.1331093966
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/40.flash_ctrl_disable.1645740269
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/40.flash_ctrl_hw_sec_otp.4087021570
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/40.flash_ctrl_otp_reset.2567531015
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/40.flash_ctrl_sec_info_access.2792024310
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/40.flash_ctrl_smoke.1706673915
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/41.flash_ctrl_alert_test.295576784
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/41.flash_ctrl_connect.3497205677
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/41.flash_ctrl_disable.1370445478
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/41.flash_ctrl_hw_sec_otp.1637799268
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/41.flash_ctrl_otp_reset.1308408242
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/41.flash_ctrl_smoke.210671153
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/42.flash_ctrl_alert_test.2080388159
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/42.flash_ctrl_connect.3363078758
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/42.flash_ctrl_disable.3558257462
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/42.flash_ctrl_hw_sec_otp.2507954962
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/42.flash_ctrl_otp_reset.254432129
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/42.flash_ctrl_sec_info_access.765245584
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/42.flash_ctrl_smoke.1299629745
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/43.flash_ctrl_alert_test.1455764928
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/43.flash_ctrl_connect.244133525
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/43.flash_ctrl_disable.1145899424
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/43.flash_ctrl_hw_sec_otp.2834992343
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/43.flash_ctrl_otp_reset.1643705293
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/43.flash_ctrl_sec_info_access.1269022240
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/43.flash_ctrl_smoke.1451208060
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/44.flash_ctrl_alert_test.1962796056
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/44.flash_ctrl_connect.2940570857
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/44.flash_ctrl_disable.2654093991
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/44.flash_ctrl_hw_sec_otp.1618287374
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/44.flash_ctrl_otp_reset.173874429
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/44.flash_ctrl_sec_info_access.2376462543
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/44.flash_ctrl_smoke.2471545442
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/45.flash_ctrl_alert_test.3471504483
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/45.flash_ctrl_connect.2914938076
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/45.flash_ctrl_disable.265875875
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/45.flash_ctrl_hw_sec_otp.729426855
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/45.flash_ctrl_otp_reset.3096675622
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/45.flash_ctrl_sec_info_access.3052241446
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/45.flash_ctrl_smoke.4210143377
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/46.flash_ctrl_alert_test.3821937004
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/46.flash_ctrl_connect.484117008
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/46.flash_ctrl_disable.3711318503
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/46.flash_ctrl_hw_sec_otp.2714301887
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/46.flash_ctrl_sec_info_access.1094209096
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/46.flash_ctrl_smoke.1634156138
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/47.flash_ctrl_alert_test.697632284
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/47.flash_ctrl_connect.4117920989
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/47.flash_ctrl_disable.3164095295
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/47.flash_ctrl_hw_sec_otp.961559577
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/47.flash_ctrl_otp_reset.774557051
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/47.flash_ctrl_sec_info_access.2679618688
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/47.flash_ctrl_smoke.38594506
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/48.flash_ctrl_alert_test.2337156977
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/48.flash_ctrl_connect.2764100067
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/48.flash_ctrl_disable.1168459537
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/48.flash_ctrl_hw_sec_otp.1162219159
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/48.flash_ctrl_otp_reset.785650689
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/48.flash_ctrl_sec_info_access.654920737
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/48.flash_ctrl_smoke.1360691694
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/49.flash_ctrl_alert_test.1348385257
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/49.flash_ctrl_connect.1139780240
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/49.flash_ctrl_disable.2339618140
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/49.flash_ctrl_hw_sec_otp.3762652593
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/49.flash_ctrl_otp_reset.1020274360
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/49.flash_ctrl_sec_info_access.2559698678
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/49.flash_ctrl_smoke.2902770081
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_alert_test.3984174362
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_connect.1537805189
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_disable.1269143483
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_error_mp.2209990077
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_error_prog_win.1305237676
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_fetch_code.2168667783
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_hw_prog_rma_wipe_err.2956548448
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_hw_read_seed_err.1307175792
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_hw_rma_reset.2631365629
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_hw_sec_otp.673214461
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_intr_rd_slow_flash.288647933
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_intr_wr.2535203333
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_intr_wr_slow_flash.2218476469
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_invalid_op.3419041406
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_lcmgr_intg.3286941234
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_mp_regions.1782753171
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_otp_reset.999554439
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_phy_arb.369969064
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_prog_reset.3536558611
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_rand_ops.3873597673
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_re_evict.426043770
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_ro.2158618297
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_ro_serr.4032605565
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_rw.1868186733
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_rw_derr.809092025
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_rw_evict.2943970048
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_rw_evict_all_en.12632130
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_rw_serr.4001495989
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_sec_info_access.1017569912
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_smoke.2629886310
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/50.flash_ctrl_connect.2442535528
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/51.flash_ctrl_connect.869449401
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/51.flash_ctrl_otp_reset.4223098658
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/52.flash_ctrl_connect.1882033672
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/52.flash_ctrl_otp_reset.1328635848
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/53.flash_ctrl_connect.2580786695
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/53.flash_ctrl_otp_reset.3257426481
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/54.flash_ctrl_connect.851666572
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/54.flash_ctrl_otp_reset.795490606
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/55.flash_ctrl_connect.2380341035
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/55.flash_ctrl_otp_reset.3393916736
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/56.flash_ctrl_connect.2770767569
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/56.flash_ctrl_otp_reset.672579052
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/57.flash_ctrl_connect.1086344925
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/57.flash_ctrl_otp_reset.1655314632
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/58.flash_ctrl_connect.603697715
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/58.flash_ctrl_otp_reset.1207191451
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/59.flash_ctrl_connect.700114538
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/59.flash_ctrl_otp_reset.3210584297
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_alert_test.3064167603
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_connect.255392183
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_error_mp.3944771296
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_error_prog_win.999801560
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_fetch_code.2486723726
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_hw_prog_rma_wipe_err.2093272178
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_hw_read_seed_err.2862789429
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_hw_rma_reset.2289757042
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_hw_sec_otp.369084007
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_intr_rd.2025116432
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_intr_rd_slow_flash.5348575
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_intr_wr.183126604
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_intr_wr_slow_flash.1426868288
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_invalid_op.3751657488
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_lcmgr_intg.1302848891
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_mp_regions.750733584
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_otp_reset.2050607132
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_phy_arb.2414520871
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_prog_reset.4138974253
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_rand_ops.2536669001
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_re_evict.2961967315
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_ro.302293741
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_ro_derr.2541533430
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_ro_serr.1373773201
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_rw.557381183
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_rw_derr.134767456
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_rw_evict.1223534652
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_rw_evict_all_en.887741311
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_rw_serr.1851797484
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_sec_info_access.557393495
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_smoke.3833806749
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_wo.1278135579
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/60.flash_ctrl_connect.2726677944
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/60.flash_ctrl_otp_reset.2489439123
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/61.flash_ctrl_connect.3964276539
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/61.flash_ctrl_otp_reset.2882694312
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/62.flash_ctrl_connect.2724941520
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/62.flash_ctrl_otp_reset.3343865757
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/63.flash_ctrl_connect.3801960931
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/63.flash_ctrl_otp_reset.3036557155
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/64.flash_ctrl_connect.3641170474
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/64.flash_ctrl_otp_reset.1778685385
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/65.flash_ctrl_connect.3109300762
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/65.flash_ctrl_otp_reset.2734835439
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/66.flash_ctrl_connect.1521998420
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/66.flash_ctrl_otp_reset.506254256
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/67.flash_ctrl_connect.1100376212
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/67.flash_ctrl_otp_reset.2092852570
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/68.flash_ctrl_connect.286624782
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/68.flash_ctrl_otp_reset.4166232084
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/69.flash_ctrl_connect.1768280706
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/69.flash_ctrl_otp_reset.854937827
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_alert_test.3572749596
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_connect.269947282
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_disable.3304399902
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_error_mp.2564184756
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_error_prog_win.1766703340
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_fetch_code.325165378
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_hw_prog_rma_wipe_err.3440485817
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_hw_read_seed_err.691309388
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_hw_rma_reset.1371363205
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_hw_sec_otp.378592273
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_intr_rd.2889923665
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_intr_rd_slow_flash.369826302
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_intr_wr.4097274257
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_intr_wr_slow_flash.3882026802
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_invalid_op.1814752294
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_lcmgr_intg.4052991297
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_mp_regions.3327423368
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_otp_reset.590505876
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_phy_arb.3220943815
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_prog_reset.355154828
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_rand_ops.4245161684
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_ro.1302385900
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_ro_derr.3239868544
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_ro_serr.2670346935
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_rw_evict.846979987
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_rw_evict_all_en.520627443
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_rw_serr.412862862
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_sec_info_access.25201044
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_smoke.2713356660
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_wo.130232768
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/70.flash_ctrl_connect.1637759031
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/70.flash_ctrl_otp_reset.1272101811
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/71.flash_ctrl_connect.487531924
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/71.flash_ctrl_otp_reset.2138580716
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/72.flash_ctrl_connect.3593692965
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/72.flash_ctrl_otp_reset.893744859
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/73.flash_ctrl_connect.1471376187
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/73.flash_ctrl_otp_reset.3916497464
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/74.flash_ctrl_connect.3326840201
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/74.flash_ctrl_otp_reset.3894669715
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/75.flash_ctrl_connect.4071110940
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/75.flash_ctrl_otp_reset.3528494403
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/76.flash_ctrl_connect.385791793
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/76.flash_ctrl_otp_reset.35022341
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/77.flash_ctrl_connect.3806602810
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/77.flash_ctrl_otp_reset.384604678
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/78.flash_ctrl_connect.3114572478
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/78.flash_ctrl_otp_reset.3249619592
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/79.flash_ctrl_connect.1977611236
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/79.flash_ctrl_otp_reset.1190625637
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_alert_test.2544908981
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_connect.84241214
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_disable.1807516803
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_error_mp.2696999767
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_error_prog_win.3159234832
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_fetch_code.878492534
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_hw_prog_rma_wipe_err.45850070
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_hw_read_seed_err.1649949472
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_hw_rma_reset.915407753
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_hw_sec_otp.46211330
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_intr_rd.1218171487
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_intr_rd_slow_flash.2731885893
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_intr_wr.3653645165
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_intr_wr_slow_flash.3547611795
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_invalid_op.3787429428
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_lcmgr_intg.334842361
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_mp_regions.905310945
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_otp_reset.1814904708
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_phy_arb.2847435971
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_prog_reset.1836811933
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_rand_ops.1726764590
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_ro.4069021229
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_ro_derr.1224353541
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_ro_serr.4191525518
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_rw.1629801314
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_rw_derr.3049029806
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_rw_evict.1875588043
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_rw_evict_all_en.3390726634
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_rw_serr.269826967
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_sec_info_access.2542435654
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_smoke.3644653713
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_wo.716880693
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_alert_test.3830037425
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_connect.2934606662
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_disable.2919654760
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_error_mp.3406905673
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_error_prog_win.1840340923
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_fetch_code.3238344559
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_hw_prog_rma_wipe_err.890871145
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_hw_read_seed_err.849568576
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_hw_rma_reset.3958470628
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_hw_sec_otp.2075096461
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_intr_rd.594870017
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_intr_rd_slow_flash.2914827407
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_intr_wr.83338324
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_intr_wr_slow_flash.1626771779
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_invalid_op.223326597
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_lcmgr_intg.2200375508
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_mp_regions.506556274
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_otp_reset.4185478595
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_phy_arb.2290535398
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_prog_reset.3284000765
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_rand_ops.1463352384
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_re_evict.1264316591
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_ro.3869734255
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_ro_derr.3924442030
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_rw.1471096455
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_rw_derr.2408984241
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_rw_evict.2182251960
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_rw_evict_all_en.2982925393
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_rw_serr.4283203017
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_smoke.3809992085
/workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_wo.788194959



Total test records in report: 1258
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html
TEST NOTEST LOCATIONTEST NAMESTATUSSTARTEDFINISHEDSIMULATION TIME
T1 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_smoke_hw.3877036004 Oct 03 07:04:58 AM UTC 24 Oct 03 07:05:41 AM UTC 24 24858300 ps
T2 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_sw_op.2071150480 Oct 03 07:04:59 AM UTC 24 Oct 03 07:05:42 AM UTC 24 52188200 ps
T3 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_fetch_code.1315220989 Oct 03 07:05:43 AM UTC 24 Oct 03 07:06:21 AM UTC 24 303245500 ps
T10 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_hw_sec_otp.3783799148 Oct 03 07:05:01 AM UTC 24 Oct 03 07:07:09 AM UTC 24 3470743000 ps
T11 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_host_dir_rd.2721266304 Oct 03 07:04:59 AM UTC 24 Oct 03 07:07:56 AM UTC 24 65254100 ps
T16 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rd_buff_evict.1564749490 Oct 03 07:04:59 AM UTC 24 Oct 03 07:08:02 AM UTC 24 5174285900 ps
T4 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_otp_reset.2934197652 Oct 03 07:05:08 AM UTC 24 Oct 03 07:08:10 AM UTC 24 582161100 ps
T17 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_smoke.2704958611 Oct 03 07:04:57 AM UTC 24 Oct 03 07:09:21 AM UTC 24 62963700 ps
T18 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_invalid_op.4148568260 Oct 03 07:08:03 AM UTC 24 Oct 03 07:09:33 AM UTC 24 5446843500 ps
T19 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_mid_op_rst.2467602662 Oct 03 07:08:10 AM UTC 24 Oct 03 07:09:54 AM UTC 24 2585929600 ps
T59 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_write_word_sweep.2740653881 Oct 03 07:09:35 AM UTC 24 Oct 03 07:09:59 AM UTC 24 41622700 ps
T58 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_read_word_sweep.2215506411 Oct 03 07:09:55 AM UTC 24 Oct 03 07:10:18 AM UTC 24 29607300 ps
T67 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_wo.2430873485 Oct 03 07:09:21 AM UTC 24 Oct 03 07:11:39 AM UTC 24 9093085200 ps
T12 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_ro.1251542247 Oct 03 07:10:01 AM UTC 24 Oct 03 07:12:07 AM UTC 24 1460737300 ps
T65 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_read_word_sweep_serr.966542496 Oct 03 07:11:40 AM UTC 24 Oct 03 07:12:14 AM UTC 24 159125000 ps
T28 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rand_ops.533546685 Oct 03 07:04:59 AM UTC 24 Oct 03 07:12:21 AM UTC 24 87750200 ps
T26 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_erase_suspend.2230307686 Oct 03 07:05:04 AM UTC 24 Oct 03 07:13:25 AM UTC 24 6318445900 ps
T45 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_serr_counter.3270505286 Oct 03 07:12:21 AM UTC 24 Oct 03 07:13:44 AM UTC 24 565739900 ps
T64 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_read_word_sweep_derr.3246602832 Oct 03 07:13:46 AM UTC 24 Oct 03 07:14:20 AM UTC 24 32515900 ps
T27 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_phy_arb.3065359183 Oct 03 07:05:00 AM UTC 24 Oct 03 07:14:26 AM UTC 24 1634962300 ps
T46 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_ro_serr.3152686624 Oct 03 07:12:07 AM UTC 24 Oct 03 07:14:34 AM UTC 24 2517024400 ps
T66 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_serr_address.3171643358 Oct 03 07:13:27 AM UTC 24 Oct 03 07:15:14 AM UTC 24 890669100 ps
T47 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rw_serr.333857502 Oct 03 07:12:15 AM UTC 24 Oct 03 07:16:26 AM UTC 24 1761748500 ps
T53 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_ro_derr.3608882933 Oct 03 07:14:22 AM UTC 24 Oct 03 07:16:48 AM UTC 24 2563236600 ps
T78 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_mp_regions.1099436274 Oct 03 07:05:42 AM UTC 24 Oct 03 07:17:31 AM UTC 24 15801857800 ps
T54 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rw_derr.385491600 Oct 03 07:14:27 AM UTC 24 Oct 03 07:17:51 AM UTC 24 5301191300 ps
T69 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rw.4157374027 Oct 03 07:10:19 AM UTC 24 Oct 03 07:18:07 AM UTC 24 3414177100 ps
T32 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_intr_wr.4195374985 Oct 03 07:16:48 AM UTC 24 Oct 03 07:18:18 AM UTC 24 4927471800 ps
T33 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rw_evict.1231927835 Oct 03 07:18:19 AM UTC 24 Oct 03 07:19:06 AM UTC 24 29839100 ps
T50 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_oversize_error.299151715 Oct 03 07:15:11 AM UTC 24 Oct 03 07:19:08 AM UTC 24 1581774100 ps
T34 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rw_evict_all_en.1371639107 Oct 03 07:19:07 AM UTC 24 Oct 03 07:19:56 AM UTC 24 201779500 ps
T36 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_re_evict.797826618 Oct 03 07:19:09 AM UTC 24 Oct 03 07:19:59 AM UTC 24 181150200 ps
T39 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_intr_rd.233608578 Oct 03 07:16:26 AM UTC 24 Oct 03 07:20:14 AM UTC 24 1982284200 ps
T5 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_disable.1569273664 Oct 03 07:19:57 AM UTC 24 Oct 03 07:20:31 AM UTC 24 37399200 ps
T135 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_prog_reset.1400417032 Oct 03 07:18:08 AM UTC 24 Oct 03 07:20:43 AM UTC 24 3603620000 ps
T6 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_hw_rma_reset.1711548754 Oct 03 07:05:05 AM UTC 24 Oct 03 07:20:56 AM UTC 24 100146828100 ps
T23 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_connect.2133240114 Oct 03 07:20:44 AM UTC 24 Oct 03 07:21:09 AM UTC 24 16380500 ps
T7 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_wr_intg.1107654185 Oct 03 07:21:10 AM UTC 24 Oct 03 07:21:34 AM UTC 24 164137600 ps
T40 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_sec_info_access.4268532121 Oct 03 07:20:15 AM UTC 24 Oct 03 07:21:40 AM UTC 24 2399883300 ps
T55 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rd_intg.1684492617 Oct 03 07:20:57 AM UTC 24 Oct 03 07:21:46 AM UTC 24 162022700 ps
T8 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_access_after_disable.332295653 Oct 03 07:21:35 AM UTC 24 Oct 03 07:21:58 AM UTC 24 33799700 ps
T100 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_phy_arb_redun.3977410483 Oct 03 07:21:47 AM UTC 24 Oct 03 07:22:13 AM UTC 24 719291300 ps
T104 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_fs_sup.2988282676 Oct 03 07:21:40 AM UTC 24 Oct 03 07:22:28 AM UTC 24 1299536100 ps
T194 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_config_regwen.2190368723 Oct 03 07:22:22 AM UTC 24 Oct 03 07:22:45 AM UTC 24 57089400 ps
T133 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_lcmgr_intg.2017805374 Oct 03 07:22:37 AM UTC 24 Oct 03 07:22:59 AM UTC 24 48461600 ps
T123 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_hw_read_seed_err.3473143158 Oct 03 07:22:46 AM UTC 24 Oct 03 07:23:08 AM UTC 24 15534900 ps
T43 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_intr_rd_slow_flash.2973900780 Oct 03 07:17:33 AM UTC 24 Oct 03 07:23:16 AM UTC 24 172527534400 ps
T131 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_host_addr_infection.3878430332 Oct 03 07:23:17 AM UTC 24 Oct 03 07:24:01 AM UTC 24 27754500 ps
T401 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rd_ooo.3764321285 Oct 03 07:23:09 AM UTC 24 Oct 03 07:24:17 AM UTC 24 99626900 ps
T113 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_alert_test.2142559370 Oct 03 07:24:02 AM UTC 24 Oct 03 07:24:25 AM UTC 24 121548400 ps
T438 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_smoke_hw.1619797413 Oct 03 07:24:25 AM UTC 24 Oct 03 07:25:05 AM UTC 24 39216400 ps
T143 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_integrity.1805505701 Oct 03 07:15:15 AM UTC 24 Oct 03 07:26:13 AM UTC 24 58709705100 ps
T105 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_hw_prog_rma_wipe_err.3306483176 Oct 03 07:23:01 AM UTC 24 Oct 03 07:26:26 AM UTC 24 10020510400 ps
T132 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_sw_op.3551353858 Oct 03 07:26:14 AM UTC 24 Oct 03 07:26:56 AM UTC 24 28081600 ps
T201 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_error_prog_win.1253576780 Oct 03 07:07:10 AM UTC 24 Oct 03 07:27:39 AM UTC 24 586885600 ps
T222 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_host_dir_rd.3643636202 Oct 03 07:26:26 AM UTC 24 Oct 03 07:27:55 AM UTC 24 219979500 ps
T117 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_hw_sec_otp.687919214 Oct 03 07:27:56 AM UTC 24 Oct 03 07:29:26 AM UTC 24 2011683100 ps
T223 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_smoke.483248151 Oct 03 07:24:18 AM UTC 24 Oct 03 07:30:04 AM UTC 24 90702300 ps
T68 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rd_buff_evict.1108612134 Oct 03 07:26:58 AM UTC 24 Oct 03 07:30:27 AM UTC 24 1376609300 ps
T91 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rand_ops.752712819 Oct 03 07:25:05 AM UTC 24 Oct 03 07:34:45 AM UTC 24 87272800 ps
T60 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_erase_suspend.3694350886 Oct 03 07:29:27 AM UTC 24 Oct 03 07:36:38 AM UTC 24 773572500 ps
T82 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_otp_reset.1826058527 Oct 03 07:34:47 AM UTC 24 Oct 03 07:38:15 AM UTC 24 51742100 ps
T49 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_fetch_code.4287852936 Oct 03 07:38:41 AM UTC 24 Oct 03 07:39:10 AM UTC 24 227913800 ps
T399 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_read_word_sweep_serr.3356737718 Oct 03 07:38:54 AM UTC 24 Oct 03 07:39:30 AM UTC 24 39281500 ps
T29 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rma_err.1594722586 Oct 03 07:22:28 AM UTC 24 Oct 03 07:39:32 AM UTC 24 79029375400 ps
T398 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_read_word_sweep_derr.2367060930 Oct 03 07:39:05 AM UTC 24 Oct 03 07:39:40 AM UTC 24 124718400 ps
T83 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_prog_reset.2665047045 Oct 03 07:39:23 AM UTC 24 Oct 03 07:39:45 AM UTC 24 20236400 ps
T118 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_disable.2291310558 Oct 03 07:39:32 AM UTC 24 Oct 03 07:40:07 AM UTC 24 16862000 ps
T260 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_serr_counter.3171811199 Oct 03 07:39:01 AM UTC 24 Oct 03 07:40:07 AM UTC 24 2294219100 ps
T24 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_connect.2569092386 Oct 03 07:39:45 AM UTC 24 Oct 03 07:40:12 AM UTC 24 15693100 ps
T144 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_invalid_op.4271985281 Oct 03 07:38:50 AM UTC 24 Oct 03 07:40:13 AM UTC 24 3417184700 ps
T9 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_access_after_disable.2978022573 Oct 03 07:39:48 AM UTC 24 Oct 03 07:40:13 AM UTC 24 18112600 ps
T35 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rw_evict.2722865060 Oct 03 07:39:26 AM UTC 24 Oct 03 07:40:15 AM UTC 24 32166900 ps
T20 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_wr_intg.2468916285 Oct 03 07:39:48 AM UTC 24 Oct 03 07:40:16 AM UTC 24 581480800 ps
T48 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rw_evict_all_en.2963505282 Oct 03 07:39:27 AM UTC 24 Oct 03 07:40:17 AM UTC 24 80664500 ps
T195 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_phy_host_grant_err.4267073199 Oct 03 07:40:00 AM UTC 24 Oct 03 07:40:22 AM UTC 24 20820500 ps
T258 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_re_evict.354102470 Oct 03 07:39:31 AM UTC 24 Oct 03 07:40:25 AM UTC 24 728997800 ps
T215 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_config_regwen.38844776 Oct 03 07:40:08 AM UTC 24 Oct 03 07:40:30 AM UTC 24 51803700 ps
T197 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_phy_ack_consistency.3395379378 Oct 03 07:40:08 AM UTC 24 Oct 03 07:40:31 AM UTC 24 88730600 ps
T206 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_ro.935287200 Oct 03 07:38:52 AM UTC 24 Oct 03 07:40:59 AM UTC 24 963392100 ps
T30 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_hw_rma.963337031 Oct 03 07:05:04 AM UTC 24 Oct 03 07:40:35 AM UTC 24 543603759900 ps
T97 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_phy_arb_redun.298056034 Oct 03 07:39:58 AM UTC 24 Oct 03 07:40:37 AM UTC 24 835255500 ps
T75 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_mid_op_rst.708297360 Oct 03 07:38:51 AM UTC 24 Oct 03 07:40:37 AM UTC 24 3294362900 ps
T84 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_hw_read_seed_err.3705813224 Oct 03 07:40:13 AM UTC 24 Oct 03 07:40:38 AM UTC 24 50340200 ps
T202 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rd_intg.2561685904 Oct 03 07:39:46 AM UTC 24 Oct 03 07:40:38 AM UTC 24 69156600 ps
T175 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_lcmgr_intg.2767695049 Oct 03 07:40:13 AM UTC 24 Oct 03 07:40:38 AM UTC 24 99480000 ps
T145 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_fs_sup.784913135 Oct 03 07:39:54 AM UTC 24 Oct 03 07:40:41 AM UTC 24 1220412400 ps
T114 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_alert_test.4032540416 Oct 03 07:40:19 AM UTC 24 Oct 03 07:40:41 AM UTC 24 36297100 ps
T37 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_intr_wr.1526915490 Oct 03 07:39:15 AM UTC 24 Oct 03 07:40:53 AM UTC 24 10841481500 ps
T407 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_serr_address.372830027 Oct 03 07:39:02 AM UTC 24 Oct 03 07:40:54 AM UTC 24 3466470400 ps
T409 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_host_addr_infection.1635992464 Oct 03 07:40:17 AM UTC 24 Oct 03 07:41:04 AM UTC 24 28062900 ps
T165 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_sec_info_access.1736535771 Oct 03 07:39:39 AM UTC 24 Oct 03 07:41:08 AM UTC 24 1783941400 ps
T439 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_smoke_hw.366907065 Oct 03 07:40:24 AM UTC 24 Oct 03 07:41:12 AM UTC 24 16453200 ps
T440 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_sw_op.2835422147 Oct 03 07:40:31 AM UTC 24 Oct 03 07:41:17 AM UTC 24 37027300 ps
T51 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_fetch_code.133324180 Oct 03 07:40:43 AM UTC 24 Oct 03 07:41:21 AM UTC 24 525379000 ps
T116 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_ro_serr.1909326468 Oct 03 07:38:57 AM UTC 24 Oct 03 07:41:22 AM UTC 24 594855300 ps
T31 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_phy_arb.2199439927 Oct 03 07:27:40 AM UTC 24 Oct 03 07:41:42 AM UTC 24 2851767900 ps
T405 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_read_word_sweep_serr.3254721386 Oct 03 07:41:17 AM UTC 24 Oct 03 07:41:52 AM UTC 24 59818500 ps
T411 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_read_word_sweep_derr.3453386618 Oct 03 07:41:22 AM UTC 24 Oct 03 07:41:56 AM UTC 24 23368300 ps
T396 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_wo.41020645 Oct 03 07:38:52 AM UTC 24 Oct 03 07:41:58 AM UTC 24 2373990400 ps
T199 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_ro_derr.2850575365 Oct 03 07:39:07 AM UTC 24 Oct 03 07:42:13 AM UTC 24 1269571600 ps
T166 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_hw_prog_rma_wipe_err.2723084756 Oct 03 07:40:16 AM UTC 24 Oct 03 07:42:14 AM UTC 24 10019788900 ps
T44 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_intr_rd_slow_flash.3872416113 Oct 03 07:39:20 AM UTC 24 Oct 03 07:42:19 AM UTC 24 6094608300 ps
T404 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_serr_address.2595006985 Oct 03 07:41:21 AM UTC 24 Oct 03 07:42:37 AM UTC 24 3038210500 ps
T441 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_host_dir_rd.3247765472 Oct 03 07:40:32 AM UTC 24 Oct 03 07:42:37 AM UTC 24 62921000 ps
T406 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_serr_counter.4098746368 Oct 03 07:41:19 AM UTC 24 Oct 03 07:42:39 AM UTC 24 424955400 ps
T237 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rw_derr.365275221 Oct 03 07:39:07 AM UTC 24 Oct 03 07:42:40 AM UTC 24 4265921800 ps
T73 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_disable.1947917389 Oct 03 07:42:16 AM UTC 24 Oct 03 07:42:49 AM UTC 24 57655900 ps
T146 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_invalid_op.1650831211 Oct 03 07:40:57 AM UTC 24 Oct 03 07:42:53 AM UTC 24 3429730700 ps
T208 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rw_evict_all_en.1837281938 Oct 03 07:42:14 AM UTC 24 Oct 03 07:43:01 AM UTC 24 37338200 ps
T442 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rw_evict.237813024 Oct 03 07:42:00 AM UTC 24 Oct 03 07:43:01 AM UTC 24 28615700 ps
T61 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_mid_op_rst.683651058 Oct 03 07:41:00 AM UTC 24 Oct 03 07:43:03 AM UTC 24 1898435200 ps
T147 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_re_evict.4048062275 Oct 03 07:42:14 AM UTC 24 Oct 03 07:43:03 AM UTC 24 118213000 ps
T25 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_connect.915976422 Oct 03 07:42:40 AM UTC 24 Oct 03 07:43:08 AM UTC 24 43559400 ps
T207 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_ro.2666289360 Oct 03 07:41:09 AM UTC 24 Oct 03 07:43:13 AM UTC 24 639718800 ps
T275 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_oversize_error.1653945234 Oct 03 07:39:10 AM UTC 24 Oct 03 07:43:21 AM UTC 24 4506501000 ps
T21 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_wr_intg.3442718529 Oct 03 07:42:50 AM UTC 24 Oct 03 07:43:22 AM UTC 24 69923300 ps
T22 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_access_after_disable.1430416810 Oct 03 07:42:54 AM UTC 24 Oct 03 07:43:22 AM UTC 24 38458200 ps
T301 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_wo.1018686846 Oct 03 07:41:05 AM UTC 24 Oct 03 07:47:06 AM UTC 24 25528113600 ps
T38 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_intr_wr.673581278 Oct 03 07:41:55 AM UTC 24 Oct 03 07:43:28 AM UTC 24 7841810400 ps
T322 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_intr_rd.2278812609 Oct 03 07:39:13 AM UTC 24 Oct 03 07:43:30 AM UTC 24 6759524500 ps
T204 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rd_intg.3906596672 Oct 03 07:42:40 AM UTC 24 Oct 03 07:43:30 AM UTC 24 137681100 ps
T63 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_phy_ack_consistency.562532590 Oct 03 07:43:05 AM UTC 24 Oct 03 07:43:30 AM UTC 24 107365400 ps
T216 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rw_serr.1790623598 Oct 03 07:38:59 AM UTC 24 Oct 03 07:43:31 AM UTC 24 4203659500 ps
T98 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_phy_arb_redun.4012198552 Oct 03 07:43:02 AM UTC 24 Oct 03 07:43:33 AM UTC 24 666709300 ps
T370 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_config_regwen.665302011 Oct 03 07:43:09 AM UTC 24 Oct 03 07:43:37 AM UTC 24 38816900 ps
T174 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_hw_read_seed_err.651437044 Oct 03 07:43:23 AM UTC 24 Oct 03 07:43:47 AM UTC 24 15011200 ps
T415 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_ro_serr.3017780108 Oct 03 07:41:17 AM UTC 24 Oct 03 07:43:47 AM UTC 24 2867004700 ps
T176 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_lcmgr_intg.2169033730 Oct 03 07:43:22 AM UTC 24 Oct 03 07:43:48 AM UTC 24 30018100 ps
T115 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_alert_test.786225700 Oct 03 07:43:28 AM UTC 24 Oct 03 07:43:50 AM UTC 24 76649200 ps
T128 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_otp_reset.2184913215 Oct 03 07:40:41 AM UTC 24 Oct 03 07:43:53 AM UTC 24 43490800 ps
T259 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_fs_sup.1122742893 Oct 03 07:43:02 AM UTC 24 Oct 03 07:44:11 AM UTC 24 1703219100 ps
T436 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_phy_arb.708682792 Oct 03 07:40:37 AM UTC 24 Oct 03 07:44:15 AM UTC 24 122656400 ps
T443 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_smoke_hw.1901587325 Oct 03 07:43:32 AM UTC 24 Oct 03 07:44:16 AM UTC 24 13130000 ps
T162 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_sec_info_access.676097989 Oct 03 07:42:39 AM UTC 24 Oct 03 07:44:19 AM UTC 24 2392129100 ps
T444 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_sw_op.2353573758 Oct 03 07:43:32 AM UTC 24 Oct 03 07:44:20 AM UTC 24 82491000 ps
T238 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rd_buff_evict.1894054805 Oct 03 07:40:35 AM UTC 24 Oct 03 07:44:21 AM UTC 24 702203200 ps
T41 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_intr_rd.4150344138 Oct 03 07:41:53 AM UTC 24 Oct 03 07:44:25 AM UTC 24 579287800 ps
T402 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_host_addr_infection.3624431974 Oct 03 07:43:28 AM UTC 24 Oct 03 07:44:26 AM UTC 24 98248900 ps
T200 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_ro_derr.1852556755 Oct 03 07:41:23 AM UTC 24 Oct 03 07:44:27 AM UTC 24 7354467800 ps
T77 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_intr_wr_slow_flash.3587129414 Oct 03 07:39:22 AM UTC 24 Oct 03 07:44:42 AM UTC 24 80720790700 ps
T397 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_smoke.1365869459 Oct 03 07:40:23 AM UTC 24 Oct 03 07:44:46 AM UTC 24 69612100 ps
T400 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_smoke.3323889219 Oct 03 07:43:30 AM UTC 24 Oct 03 07:44:51 AM UTC 24 38186200 ps
T52 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_fetch_code.2159050870 Oct 03 07:44:17 AM UTC 24 Oct 03 07:44:53 AM UTC 24 132959600 ps
T445 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_intr_rd_slow_flash.2891404420 Oct 03 07:41:55 AM UTC 24 Oct 03 07:44:55 AM UTC 24 15763296200 ps
T122 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_hw_sec_otp.381119245 Oct 03 07:40:39 AM UTC 24 Oct 03 07:45:00 AM UTC 24 3294577900 ps
T446 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_prog_reset.2591128605 Oct 03 07:41:58 AM UTC 24 Oct 03 07:45:06 AM UTC 24 4078087700 ps
T414 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rw_serr.888374974 Oct 03 07:41:18 AM UTC 24 Oct 03 07:45:11 AM UTC 24 7588412400 ps
T410 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_oversize_error.218051685 Oct 03 07:41:44 AM UTC 24 Oct 03 07:45:13 AM UTC 24 1916535600 ps
T412 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_read_word_sweep_serr.2367200269 Oct 03 07:44:54 AM UTC 24 Oct 03 07:45:29 AM UTC 24 114921200 ps
T447 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_host_dir_rd.1139921162 Oct 03 07:43:34 AM UTC 24 Oct 03 07:45:47 AM UTC 24 171362600 ps
T403 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_read_word_sweep_derr.2293775137 Oct 03 07:45:13 AM UTC 24 Oct 03 07:45:48 AM UTC 24 150768800 ps
T148 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_invalid_op.3222691646 Oct 03 07:44:26 AM UTC 24 Oct 03 07:46:15 AM UTC 24 6213050300 ps
T448 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_serr_address.1507198804 Oct 03 07:45:11 AM UTC 24 Oct 03 07:46:29 AM UTC 24 428773200 ps
T76 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_mid_op_rst.3069247656 Oct 03 07:44:28 AM UTC 24 Oct 03 07:46:33 AM UTC 24 645964600 ps
T257 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rd_buff_evict.246661382 Oct 03 07:43:37 AM UTC 24 Oct 03 07:46:40 AM UTC 24 97487400 ps
T449 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_serr_counter.389931919 Oct 03 07:45:07 AM UTC 24 Oct 03 07:46:41 AM UTC 24 6533934600 ps
T209 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rw_derr.3046749289 Oct 03 07:41:31 AM UTC 24 Oct 03 07:46:42 AM UTC 24 5064937300 ps
T130 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_hw_rma_reset.3287703478 Oct 03 07:30:27 AM UTC 24 Oct 03 07:46:48 AM UTC 24 40121594700 ps
T413 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_prog_reset.2143794207 Oct 03 07:46:49 AM UTC 24 Oct 03 07:47:05 AM UTC 24 80096500 ps
T450 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_phy_arb.2349594250 Oct 03 07:43:47 AM UTC 24 Oct 03 07:47:21 AM UTC 24 39996400 ps
T214 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_ro.3228677342 Oct 03 07:44:48 AM UTC 24 Oct 03 07:47:23 AM UTC 24 672598900 ps
T408 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_ro_serr.3532347593 Oct 03 07:44:56 AM UTC 24 Oct 03 07:47:30 AM UTC 24 725128800 ps
T92 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_otp_reset.2013004297 Oct 03 07:43:53 AM UTC 24 Oct 03 07:47:42 AM UTC 24 40276100 ps
T451 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_hw_sec_otp.3804132221 Oct 03 07:43:48 AM UTC 24 Oct 03 07:47:47 AM UTC 24 13704603700 ps
T452 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rw_evict_all_en.572270066 Oct 03 07:47:07 AM UTC 24 Oct 03 07:47:47 AM UTC 24 35772600 ps
T289 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rw_evict.201119089 Oct 03 07:47:06 AM UTC 24 Oct 03 07:47:54 AM UTC 24 39253600 ps
T453 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_disable.701320827 Oct 03 07:47:24 AM UTC 24 Oct 03 07:47:54 AM UTC 24 12861000 ps
T79 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_mp_regions.314243706 Oct 03 07:40:42 AM UTC 24 Oct 03 07:48:07 AM UTC 24 45563931400 ps
T155 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_intr_wr.1507633518 Oct 03 07:46:41 AM UTC 24 Oct 03 07:48:11 AM UTC 24 37236584400 ps
T156 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_connect.552349761 Oct 03 07:47:48 AM UTC 24 Oct 03 07:48:12 AM UTC 24 38582300 ps
T101 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_host_ctrl_arb.4207193962 Oct 03 07:05:08 AM UTC 24 Oct 03 07:48:12 AM UTC 24 301638530000 ps
T80 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_mp_regions.4211033874 Oct 03 07:38:15 AM UTC 24 Oct 03 07:48:12 AM UTC 24 145892506300 ps
T157 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_re_evict.2077333574 Oct 03 07:47:22 AM UTC 24 Oct 03 07:48:18 AM UTC 24 562469600 ps
T158 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_ro_derr.1496357862 Oct 03 07:45:30 AM UTC 24 Oct 03 07:48:23 AM UTC 24 1314230400 ps
T99 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_phy_arb_redun.1263649715 Oct 03 07:47:55 AM UTC 24 Oct 03 07:48:24 AM UTC 24 895714600 ps
T159 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_phy_host_grant_err.155775627 Oct 03 07:48:09 AM UTC 24 Oct 03 07:48:28 AM UTC 24 14084800 ps
T160 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_config_regwen.2660963814 Oct 03 07:48:13 AM UTC 24 Oct 03 07:48:32 AM UTC 24 21533900 ps
T454 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_wo.1029450400 Oct 03 07:44:42 AM UTC 24 Oct 03 07:48:34 AM UTC 24 4385146600 ps
T270 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_lcmgr_intg.1010370575 Oct 03 07:48:13 AM UTC 24 Oct 03 07:48:34 AM UTC 24 69154500 ps
T262 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_hw_read_seed_err.3237475264 Oct 03 07:48:13 AM UTC 24 Oct 03 07:48:40 AM UTC 24 15527800 ps
T455 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_fs_sup.2254284713 Oct 03 07:47:55 AM UTC 24 Oct 03 07:48:45 AM UTC 24 901628600 ps
T456 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_alert_test.4003712586 Oct 03 07:48:25 AM UTC 24 Oct 03 07:48:52 AM UTC 24 44637100 ps
T437 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rw_serr.3856933705 Oct 03 07:45:01 AM UTC 24 Oct 03 07:48:53 AM UTC 24 5194965900 ps
T106 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_hw_prog_rma_wipe_err.1885883548 Oct 03 07:43:23 AM UTC 24 Oct 03 07:49:08 AM UTC 24 10011587900 ps
T457 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_oversize_error.3650377572 Oct 03 07:46:15 AM UTC 24 Oct 03 07:49:08 AM UTC 24 4828717000 ps
T458 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_sw_op.558319654 Oct 03 07:48:35 AM UTC 24 Oct 03 07:49:11 AM UTC 24 34789900 ps
T299 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_smoke_hw.1943935038 Oct 03 07:48:29 AM UTC 24 Oct 03 07:49:14 AM UTC 24 22550100 ps
T217 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rw.4073608959 Oct 03 07:38:54 AM UTC 24 Oct 03 07:49:19 AM UTC 24 12001333500 ps
T379 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_sec_info_access.1130560540 Oct 03 07:47:42 AM UTC 24 Oct 03 07:49:33 AM UTC 24 13453656400 ps
T459 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_fetch_code.3651615931 Oct 03 07:49:20 AM UTC 24 Oct 03 07:49:56 AM UTC 24 198259600 ps
T188 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_hw_prog_rma_wipe_err.2778060718 Oct 03 07:48:18 AM UTC 24 Oct 03 07:50:01 AM UTC 24 10032815300 ps
T320 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_intr_rd_slow_flash.4277687055 Oct 03 07:46:43 AM UTC 24 Oct 03 07:50:08 AM UTC 24 5867397500 ps
T205 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rw_derr.4003544015 Oct 03 07:45:48 AM UTC 24 Oct 03 07:50:08 AM UTC 24 1856950400 ps
T321 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_intr_rd.1005397958 Oct 03 07:46:34 AM UTC 24 Oct 03 07:50:10 AM UTC 24 1754995500 ps
T81 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_erase_suspend.1532184532 Oct 03 07:40:39 AM UTC 24 Oct 03 07:50:17 AM UTC 24 8874149000 ps
T90 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_mp_regions.3908081345 Oct 03 07:44:16 AM UTC 24 Oct 03 07:50:24 AM UTC 24 23993616700 ps
T302 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_smoke.241154031 Oct 03 07:48:25 AM UTC 24 Oct 03 07:50:34 AM UTC 24 39866200 ps
T460 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_phy_arb.1350042900 Oct 03 07:48:46 AM UTC 24 Oct 03 07:50:38 AM UTC 24 27440000 ps
T461 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_integrity.1508691879 Oct 03 07:39:13 AM UTC 24 Oct 03 07:50:43 AM UTC 24 17024440500 ps
T213 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rw.2709915280 Oct 03 07:41:13 AM UTC 24 Oct 03 07:50:44 AM UTC 24 7274110400 ps
T462 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_intr_wr_slow_flash.3234115482 Oct 03 07:41:57 AM UTC 24 Oct 03 07:50:55 AM UTC 24 305046229400 ps
T300 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_stress_all.1130025110 Oct 03 07:47:48 AM UTC 24 Oct 03 07:51:00 AM UTC 24 199059200 ps
T463 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_host_dir_rd.2060977329 Oct 03 07:48:35 AM UTC 24 Oct 03 07:51:04 AM UTC 24 110878600 ps
T464 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_read_word_sweep_serr.52498103 Oct 03 07:50:39 AM UTC 24 Oct 03 07:51:05 AM UTC 24 27048600 ps
T220 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_integrity.3292823753 Oct 03 07:41:47 AM UTC 24 Oct 03 07:51:17 AM UTC 24 2975607900 ps
T465 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_read_word_sweep_derr.638906743 Oct 03 07:51:05 AM UTC 24 Oct 03 07:51:36 AM UTC 24 18968700 ps
T466 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_intr_wr_slow_flash.531721309 Oct 03 07:46:43 AM UTC 24 Oct 03 07:51:41 AM UTC 24 20276704700 ps
T86 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_mid_op_rst.2103948753 Oct 03 07:50:11 AM UTC 24 Oct 03 07:51:42 AM UTC 24 1139570200 ps
T161 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_invalid_op.3314295515 Oct 03 07:50:08 AM UTC 24 Oct 03 07:51:54 AM UTC 24 4148378700 ps
T467 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_mp_regions.3537855354 Oct 03 07:49:15 AM UTC 24 Oct 03 07:52:13 AM UTC 24 1724345100 ps
T288 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_hw_sec_otp.4279128077 Oct 03 07:48:53 AM UTC 24 Oct 03 07:52:14 AM UTC 24 27222035600 ps
T468 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_rd_buff_evict.1008521913 Oct 03 07:48:40 AM UTC 24 Oct 03 07:52:15 AM UTC 24 750933800 ps
T218 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_ro.3013094038 Oct 03 07:50:26 AM UTC 24 Oct 03 07:52:29 AM UTC 24 644902900 ps
T93 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_otp_reset.3189987264 Oct 03 07:49:10 AM UTC 24 Oct 03 07:52:34 AM UTC 24 45949700 ps
T469 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_stress_all.1633656564 Oct 03 07:20:33 AM UTC 24 Oct 03 07:52:46 AM UTC 24 309982900 ps
T470 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_serr_counter.4228986562 Oct 03 07:50:56 AM UTC 24 Oct 03 07:52:54 AM UTC 24 3060025600 ps
T471 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_serr_address.1119231178 Oct 03 07:51:01 AM UTC 24 Oct 03 07:52:55 AM UTC 24 3445371100 ps
T472 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_ro_derr.3964413927 Oct 03 07:51:05 AM UTC 24 Oct 03 07:53:14 AM UTC 24 2736124000 ps
T473 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_ro_serr.1424485892 Oct 03 07:50:44 AM UTC 24 Oct 03 07:53:27 AM UTC 24 12237741500 ps
T474 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_intr_wr.985916554 Oct 03 07:52:14 AM UTC 24 Oct 03 07:53:28 AM UTC 24 2080889600 ps
T475 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_re_evict.1046206574 Oct 03 07:52:54 AM UTC 24 Oct 03 07:53:35 AM UTC 24 128095300 ps
T74 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_disable.2412208806 Oct 03 07:52:56 AM UTC 24 Oct 03 07:53:40 AM UTC 24 11975100 ps
T345 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_rw_evict_all_en.2576510558 Oct 03 07:52:46 AM UTC 24 Oct 03 07:53:44 AM UTC 24 28325900 ps
T476 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_connect.2587916837 Oct 03 07:53:32 AM UTC 24 Oct 03 07:53:56 AM UTC 24 49390100 ps
T198 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_phy_arb_redun.2536001606 Oct 03 07:53:41 AM UTC 24 Oct 03 07:54:08 AM UTC 24 766580000 ps
T196 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_phy_host_grant_err.3096997153 Oct 03 07:53:44 AM UTC 24 Oct 03 07:54:12 AM UTC 24 44518100 ps
T294 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rw.1221819813 Oct 03 07:44:52 AM UTC 24 Oct 03 07:54:16 AM UTC 24 18468318900 ps
T477 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_wo.1045418639 Oct 03 07:50:18 AM UTC 24 Oct 03 07:54:22 AM UTC 24 2236402800 ps
T314 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_intr_rd.997417293 Oct 03 07:51:56 AM UTC 24 Oct 03 07:54:29 AM UTC 24 2490205600 ps
T478 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_fs_sup.1087770517 Oct 03 07:53:36 AM UTC 24 Oct 03 07:54:36 AM UTC 24 902799200 ps
T263 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_hw_read_seed_err.219623377 Oct 03 07:54:17 AM UTC 24 Oct 03 07:54:36 AM UTC 24 15372400 ps
T271 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_lcmgr_intg.3246737754 Oct 03 07:54:13 AM UTC 24 Oct 03 07:54:38 AM UTC 24 35636800 ps
T479 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_config_regwen.1249149908 Oct 03 07:54:09 AM UTC 24 Oct 03 07:54:39 AM UTC 24 96972800 ps
T480 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_oversize_error.2081061140 Oct 03 07:51:42 AM UTC 24 Oct 03 07:54:44 AM UTC 24 1974240900 ps
T481 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_alert_test.371999775 Oct 03 07:54:26 AM UTC 24 Oct 03 07:54:53 AM UTC 24 53090700 ps
T191 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_hw_rma_reset.3536548330 Oct 03 07:40:39 AM UTC 24 Oct 03 07:54:57 AM UTC 24 80138748300 ps
T482 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_prog_reset.3713271552 Oct 03 07:52:30 AM UTC 24 Oct 03 07:55:04 AM UTC 24 4749015400 ps
T394 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_sec_info_access.380095253 Oct 03 07:53:28 AM UTC 24 Oct 03 07:55:26 AM UTC 24 11712601300 ps
T483 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_rw_derr.2983595819 Oct 03 07:51:18 AM UTC 24 Oct 03 07:55:32 AM UTC 24 29651341000 ps
T484 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_erase_suspend.781046236 Oct 03 07:43:49 AM UTC 24 Oct 03 07:55:38 AM UTC 24 4166668400 ps
T56 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_fetch_code.2168667783 Oct 03 07:54:54 AM UTC 24 Oct 03 07:55:50 AM UTC 24 1770821700 ps
T485 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_intr_wr_slow_flash.3790657105 Oct 03 07:52:16 AM UTC 24 Oct 03 07:55:58 AM UTC 24 44141862800 ps
T85 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_derr_detect.774424558 Oct 03 07:51:37 AM UTC 24 Oct 03 07:56:03 AM UTC 24 1112656500 ps
T434 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_integrity.705705934 Oct 03 07:46:30 AM UTC 24 Oct 03 07:56:29 AM UTC 24 3734884400 ps
T486 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_invalid_op.3419041406 Oct 03 07:55:27 AM UTC 24 Oct 03 07:56:33 AM UTC 24 6436326600 ps
T149 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_full_mem_access.4267781958 Oct 03 07:06:06 AM UTC 24 Oct 03 07:56:34 AM UTC 24 575344182100 ps
T487 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_hw_sec_otp.673214461 Oct 03 07:54:38 AM UTC 24 Oct 03 07:56:36 AM UTC 24 8390717600 ps
T192 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_hw_prog_rma_wipe_err.1121096895 Oct 03 07:54:23 AM UTC 24 Oct 03 07:56:48 AM UTC 24 10012509500 ps
T179 /workspaces/repo/scratch/os_regression_2024_10_02/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_hw_rma_reset.2170981678 Oct 03 07:43:51 AM UTC 24 Oct 03 07:57:28 AM UTC 24 160170714900 ps