Design Hierarchy
dashboard | hierarchy | modlist | groups | tests | asserts

NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb 98.49 98.96 96.38 100.00 97.44 98.33 99.81
dut 98.49 98.96 96.38 100.00 97.44 98.33 99.81
gen_alert_tx[0].u_prim_alert_sender 100.00 100.00
sysrst_ctrl_csr_assert 100.00 100.00
tlul_assert_device 100.00 100.00 100.00 100.00
u_prim_flop_2sync_input 100.00 100.00 100.00
u_sync_1 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_sync_2 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_prim_intr_hw 100.00 100.00 100.00 100.00 100.00
u_prim_sync_reqack 87.50 100.00 50.00 100.00 100.00
gen_nrz_hs_protocol.ack_sync 100.00 100.00 100.00
u_sync_1 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_sync_2 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
gen_nrz_hs_protocol.req_sync 100.00 100.00 100.00
u_sync_1 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_sync_2 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_reg 98.93 99.40 96.43 100.00 98.84 100.00
subtree...
u_sysrst_ctrl_autoblock 98.89 100.00 94.44 100.00 100.00 100.00
u_sysrst_ctrl_detect 98.10 100.00 90.48 100.00 100.00 100.00
u_sysrst_ctrl_combo 99.07 100.00 97.34 100.00 98.00 100.00
gen_combo_trigger[0].u_combo_act 99.19 100.00 97.56 100.00
gen_combo_trigger[0].u_sysrst_ctrl_detect 100.00 100.00 100.00 100.00 100.00 100.00
gen_combo_trigger[0].u_sysrst_ctrl_detect_pre 99.05 100.00 100.00 100.00 95.24 100.00
gen_combo_trigger[1].u_combo_act 99.19 100.00 97.56 100.00
gen_combo_trigger[1].u_sysrst_ctrl_detect 100.00 100.00 100.00 100.00 100.00 100.00
gen_combo_trigger[1].u_sysrst_ctrl_detect_pre 99.05 100.00 100.00 100.00 95.24 100.00
gen_combo_trigger[2].u_combo_act 99.19 100.00 97.56 100.00
gen_combo_trigger[2].u_sysrst_ctrl_detect 99.05 100.00 95.24 100.00 100.00 100.00
gen_combo_trigger[2].u_sysrst_ctrl_detect_pre 97.99 100.00 94.74 100.00 95.24 100.00
gen_combo_trigger[3].u_combo_act 99.19 100.00 97.56 100.00
gen_combo_trigger[3].u_sysrst_ctrl_detect 100.00 100.00 100.00 100.00 100.00 100.00
gen_combo_trigger[3].u_sysrst_ctrl_detect_pre 99.05 100.00 100.00 100.00 95.24 100.00
u_sysrst_ctrl_keyintr 95.45 94.77 94.61 95.24 93.57 99.08
gen_keyfsm[0].u_sysrst_ctrl_detect_h2l 97.18 95.65 95.24 100.00 95.00 100.00
gen_keyfsm[0].u_sysrst_ctrl_detect_l2h 84.92 89.13 90.48 66.67 85.00 93.33
gen_keyfsm[1].u_sysrst_ctrl_detect_h2l 89.77 91.30 90.48 83.33 90.00 93.75
gen_keyfsm[1].u_sysrst_ctrl_detect_l2h 97.18 95.65 95.24 100.00 95.00 100.00
gen_keyfsm[2].u_sysrst_ctrl_detect_h2l 92.41 93.48 95.24 83.33 90.00 100.00
gen_keyfsm[2].u_sysrst_ctrl_detect_l2h 97.18 95.65 95.24 100.00 95.00 100.00
gen_keyfsm[3].u_sysrst_ctrl_detect_h2l 97.18 95.65 95.24 100.00 95.00 100.00
gen_keyfsm[3].u_sysrst_ctrl_detect_l2h 97.18 95.65 95.24 100.00 95.00 100.00
gen_keyfsm[4].u_sysrst_ctrl_detect_h2l 97.18 95.65 95.24 100.00 95.00 100.00
gen_keyfsm[4].u_sysrst_ctrl_detect_l2h 97.18 95.65 95.24 100.00 95.00 100.00
gen_keyfsm[5].u_sysrst_ctrl_detect_h2l 97.18 95.65 95.24 100.00 95.00 100.00
gen_keyfsm[5].u_sysrst_ctrl_detect_l2h 97.18 95.65 95.24 100.00 95.00 100.00
gen_keyfsm[6].u_sysrst_ctrl_detect_h2l 97.18 95.65 95.24 100.00 95.00 100.00
gen_keyfsm[6].u_sysrst_ctrl_detect_l2h 97.18 95.65 95.24 100.00 95.00 100.00
u_sysrst_ctrl_pin 100.00 100.00 100.00 100.00
u_cfg_ac_present_i_pin 100.00 100.00 100.00
u_sync_1 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_sync_2 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_sysrst_ctrl_ulp 98.98 100.00 94.92 100.00 100.00 100.00
u_sysrst_ctrl_detect_ac_present 98.67 100.00 93.33 100.00 100.00 100.00
u_sysrst_ctrl_detect_lid_open 98.89 100.00 94.44 100.00 100.00 100.00
u_sysrst_ctrl_detect_pwrb 98.89 100.00 94.44 100.00 100.00 100.00
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%