Design subhierarchy
dashboard | hierarchy | modlist | groups | tests | asserts

Go up
NAME   SCORE   LINE   COND   TOGGLE   FSM   BRANCH   ASSERT   
gen_alert_tx[0].u_prim_alert_sender 100.00 100.00
spi_device_csr_assert 100.00 100.00
tlul_assert_device 100.00 100.00 100.00 100.00
 u_clk_csb_buf 100.00 100.00
 u_clk_csb_edge_0 100.00 100.00 100.00 100.00
 u_clk_csb_mux 64.81 100.00 44.44 50.00
 u_clk_spi 85.19 100.00 55.56 100.00
 u_clk_spi_in_buf 100.00 100.00
 u_clk_spi_in_mux 64.81 100.00 44.44 50.00
 u_clk_spi_out_buf 100.00 100.00
 u_clk_spi_out_mux 64.81 100.00 44.44 50.00
u_cmdparse 97.58 100.00 92.00 100.00 95.92 100.00
 u_csb_buf 100.00 100.00
 u_csb_edge_spiclk 94.44 100.00 83.33 100.00
 u_csb_edge_sysclk 100.00 100.00 100.00 100.00
 u_csb_rst_scan_mux 64.81 100.00 44.44 50.00
 u_flash_readbuf_flip_pulse_sync 100.00 100.00 100.00 100.00 100.00
 u_flash_readbuf_watermark_pulse_sync 100.00 100.00 100.00 100.00 100.00
u_intr_cmdfifo_not_empty 100.00 100.00 100.00 100.00 100.00
u_intr_payload_not_empty 100.00 100.00 100.00 100.00 100.00
u_intr_payload_overflow 100.00 100.00 100.00 100.00 100.00
u_intr_readbuf_flip 100.00 100.00 100.00 100.00 100.00
u_intr_readbuf_watermark 100.00 100.00 100.00 100.00 100.00
u_intr_tpm_cmdaddr_notempty 100.00 100.00 100.00 100.00 100.00
u_intr_upload_edge 100.00 100.00 100.00
u_jedec 99.38 100.00 100.00 100.00 96.88 100.00
u_p2s 84.57 100.00 69.23 69.05 100.00
 u_passthrough 90.07 94.33 89.19 75.00 91.84 100.00
 u_readcmd 93.14 97.16 93.19 87.50 87.82 100.00
 u_reg 99.62 99.48 99.33 100.00 99.30 100.00
u_s2p 86.75 100.00 78.57 68.42 100.00
u_scanmode_sync 100.00 100.00
 u_sck_csb_edge 94.44 100.00 83.33 100.00
 u_sck_tog_edge 100.00 100.00 100.00 100.00
 u_spi_tpm 96.43 99.76 93.53 91.67 97.18 100.00
 u_spid_addr_4b 100.00 100.00 100.00 100.00
 u_spid_dpram 95.45 100.00 81.82 100.00 100.00
 u_spid_status 96.19 100.00 86.84 100.00 94.12 100.00
 u_sys_sram_arbiter 87.03 100.00 70.73 96.43 80.95
 u_sys_tpm_csb_sync 100.00 100.00 100.00
 u_tlul2sram_egress 71.12 81.67 59.07 62.50 81.25
 u_tlul2sram_ingress 86.46 87.92 73.84 84.09 100.00
 u_tpm_csb_buf 100.00 100.00
 u_tpm_csb_rst_scan_mux 64.81 100.00 44.44 50.00
 u_tpm_csb_rst_sync 70.83 88.89 44.44 100.00 50.00
 u_upload 91.13 98.58 73.82 100.00 93.98 89.29