Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.07 95.45 94.14 95.17 94.70 97.38 99.55


Total test records in report: 2845
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html | tests41.html | tests42.html | tests43.html | tests44.html | tests45.html | tests46.html | tests47.html | tests48.html | tests49.html | tests50.html | tests51.html | tests52.html | tests53.html | tests54.html | tests55.html | tests56.html | tests57.html | tests58.html | tests59.html | tests60.html
T2510 /workspace/coverage/cover_reg_top/59.xbar_stress_all_with_error.1800211099 Mar 05 03:34:52 PM PST 24 Mar 05 03:38:58 PM PST 24 7217103955 ps
T2511 /workspace/coverage/cover_reg_top/14.xbar_access_same_device_slow_rsp.2169014212 Mar 05 03:23:08 PM PST 24 Mar 05 03:57:26 PM PST 24 111600951802 ps
T2512 /workspace/coverage/cover_reg_top/70.xbar_unmapped_addr.1763395662 Mar 05 03:36:49 PM PST 24 Mar 05 03:37:34 PM PST 24 1058021749 ps
T2513 /workspace/coverage/cover_reg_top/2.chip_csr_aliasing.588857650 Mar 05 03:16:01 PM PST 24 Mar 05 04:47:53 PM PST 24 26881476946 ps
T2514 /workspace/coverage/cover_reg_top/24.xbar_random_zero_delays.409311842 Mar 05 03:26:46 PM PST 24 Mar 05 03:26:53 PM PST 24 39773305 ps
T2515 /workspace/coverage/cover_reg_top/90.xbar_random_large_delays.637451961 Mar 05 03:40:12 PM PST 24 Mar 05 03:53:17 PM PST 24 70989079203 ps
T2516 /workspace/coverage/cover_reg_top/69.xbar_error_random.558324498 Mar 05 03:36:42 PM PST 24 Mar 05 03:37:32 PM PST 24 566326863 ps
T2517 /workspace/coverage/cover_reg_top/55.xbar_smoke.1225742814 Mar 05 03:33:51 PM PST 24 Mar 05 03:34:00 PM PST 24 210249741 ps
T2518 /workspace/coverage/cover_reg_top/45.xbar_smoke.1344906549 Mar 05 03:31:42 PM PST 24 Mar 05 03:31:53 PM PST 24 197660833 ps
T2519 /workspace/coverage/cover_reg_top/8.xbar_smoke_slow_rsp.735428197 Mar 05 03:19:57 PM PST 24 Mar 05 03:21:38 PM PST 24 6162151205 ps
T2520 /workspace/coverage/cover_reg_top/89.xbar_smoke.1447102933 Mar 05 03:40:04 PM PST 24 Mar 05 03:40:11 PM PST 24 50747277 ps
T2521 /workspace/coverage/cover_reg_top/18.chip_csr_rw.138334235 Mar 05 03:24:57 PM PST 24 Mar 05 03:31:09 PM PST 24 4380007980 ps
T2522 /workspace/coverage/cover_reg_top/61.xbar_random_large_delays.2478635008 Mar 05 03:35:09 PM PST 24 Mar 05 03:41:39 PM PST 24 34376289927 ps
T2523 /workspace/coverage/cover_reg_top/37.xbar_stress_all.786818166 Mar 05 03:30:21 PM PST 24 Mar 05 03:32:34 PM PST 24 1905152243 ps
T2524 /workspace/coverage/cover_reg_top/3.xbar_stress_all_with_rand_reset.430139462 Mar 05 03:17:42 PM PST 24 Mar 05 03:23:47 PM PST 24 1976782144 ps
T2525 /workspace/coverage/cover_reg_top/93.xbar_random_zero_delays.1322841054 Mar 05 03:40:46 PM PST 24 Mar 05 03:41:07 PM PST 24 238545345 ps
T2526 /workspace/coverage/cover_reg_top/62.xbar_stress_all.3372865660 Mar 05 03:35:23 PM PST 24 Mar 05 03:35:41 PM PST 24 203885634 ps
T2527 /workspace/coverage/cover_reg_top/22.xbar_stress_all_with_reset_error.4129668291 Mar 05 03:26:25 PM PST 24 Mar 05 03:27:22 PM PST 24 149216351 ps
T2528 /workspace/coverage/cover_reg_top/67.xbar_stress_all_with_rand_reset.2280932991 Mar 05 03:36:19 PM PST 24 Mar 05 03:36:37 PM PST 24 7569893 ps
T2529 /workspace/coverage/cover_reg_top/36.xbar_random_large_delays.423346363 Mar 05 03:29:53 PM PST 24 Mar 05 03:40:51 PM PST 24 57869180099 ps
T2530 /workspace/coverage/cover_reg_top/18.xbar_same_source.510954957 Mar 05 03:24:52 PM PST 24 Mar 05 03:25:20 PM PST 24 879300156 ps
T2531 /workspace/coverage/cover_reg_top/77.xbar_error_random.1062217906 Mar 05 03:38:07 PM PST 24 Mar 05 03:38:29 PM PST 24 580951678 ps
T2532 /workspace/coverage/cover_reg_top/56.xbar_error_and_unmapped_addr.367269778 Mar 05 03:34:12 PM PST 24 Mar 05 03:35:08 PM PST 24 1387413783 ps
T2533 /workspace/coverage/cover_reg_top/24.xbar_stress_all_with_error.3175096961 Mar 05 03:27:01 PM PST 24 Mar 05 03:32:00 PM PST 24 7356668287 ps
T2534 /workspace/coverage/cover_reg_top/74.xbar_unmapped_addr.2235778498 Mar 05 03:37:43 PM PST 24 Mar 05 03:37:56 PM PST 24 259068801 ps
T2535 /workspace/coverage/cover_reg_top/57.xbar_smoke_large_delays.1498876326 Mar 05 03:34:14 PM PST 24 Mar 05 03:35:30 PM PST 24 6782152769 ps
T2536 /workspace/coverage/cover_reg_top/0.xbar_random_zero_delays.3359977309 Mar 05 03:14:28 PM PST 24 Mar 05 03:14:54 PM PST 24 287378478 ps
T2537 /workspace/coverage/cover_reg_top/19.chip_same_csr_outstanding.2584895257 Mar 05 03:24:56 PM PST 24 Mar 05 04:45:25 PM PST 24 30807325952 ps
T2538 /workspace/coverage/cover_reg_top/60.xbar_smoke_slow_rsp.3641191312 Mar 05 03:34:55 PM PST 24 Mar 05 03:36:11 PM PST 24 4277618918 ps
T2539 /workspace/coverage/cover_reg_top/10.chip_same_csr_outstanding.823782859 Mar 05 03:21:01 PM PST 24 Mar 05 04:34:43 PM PST 24 30052525955 ps
T2540 /workspace/coverage/cover_reg_top/14.xbar_random.173842685 Mar 05 03:23:07 PM PST 24 Mar 05 03:23:51 PM PST 24 507575438 ps
T2541 /workspace/coverage/cover_reg_top/11.xbar_random_zero_delays.2068323091 Mar 05 03:21:27 PM PST 24 Mar 05 03:22:14 PM PST 24 494596544 ps
T2542 /workspace/coverage/cover_reg_top/78.xbar_random_zero_delays.1396763583 Mar 05 03:38:14 PM PST 24 Mar 05 03:39:05 PM PST 24 540685846 ps
T2543 /workspace/coverage/cover_reg_top/41.xbar_random.1313330034 Mar 05 03:30:58 PM PST 24 Mar 05 03:31:10 PM PST 24 110304653 ps
T2544 /workspace/coverage/cover_reg_top/71.xbar_stress_all_with_rand_reset.170065567 Mar 05 03:37:05 PM PST 24 Mar 05 03:37:31 PM PST 24 84966525 ps
T2545 /workspace/coverage/cover_reg_top/37.xbar_random.2543009687 Mar 05 03:30:12 PM PST 24 Mar 05 03:30:31 PM PST 24 200629175 ps
T2546 /workspace/coverage/cover_reg_top/51.xbar_smoke.217625797 Mar 05 03:33:05 PM PST 24 Mar 05 03:33:12 PM PST 24 43632625 ps
T2547 /workspace/coverage/cover_reg_top/49.xbar_random_large_delays.4234281046 Mar 05 03:32:41 PM PST 24 Mar 05 03:37:51 PM PST 24 28110745131 ps
T2548 /workspace/coverage/cover_reg_top/49.xbar_stress_all_with_rand_reset.981979371 Mar 05 03:32:47 PM PST 24 Mar 05 03:36:27 PM PST 24 2242323613 ps
T2549 /workspace/coverage/cover_reg_top/51.xbar_unmapped_addr.2421080632 Mar 05 03:33:10 PM PST 24 Mar 05 03:33:51 PM PST 24 973150025 ps
T2550 /workspace/coverage/cover_reg_top/66.xbar_access_same_device_slow_rsp.730569062 Mar 05 03:36:13 PM PST 24 Mar 05 04:16:02 PM PST 24 134924636417 ps
T2551 /workspace/coverage/cover_reg_top/42.xbar_smoke_slow_rsp.2841662235 Mar 05 03:31:12 PM PST 24 Mar 05 03:32:43 PM PST 24 5369602667 ps
T608 /workspace/coverage/cover_reg_top/6.xbar_stress_all_with_error.255676518 Mar 05 03:19:22 PM PST 24 Mar 05 03:24:23 PM PST 24 4621380768 ps
T2552 /workspace/coverage/cover_reg_top/46.xbar_random_zero_delays.2420291555 Mar 05 03:32:00 PM PST 24 Mar 05 03:32:51 PM PST 24 596155591 ps
T2553 /workspace/coverage/cover_reg_top/80.xbar_stress_all_with_reset_error.4116790989 Mar 05 03:38:41 PM PST 24 Mar 05 03:42:53 PM PST 24 660910180 ps
T2554 /workspace/coverage/cover_reg_top/17.xbar_random_zero_delays.1479030165 Mar 05 03:24:12 PM PST 24 Mar 05 03:24:37 PM PST 24 264188664 ps
T2555 /workspace/coverage/cover_reg_top/74.xbar_smoke_slow_rsp.269933718 Mar 05 03:37:39 PM PST 24 Mar 05 03:39:05 PM PST 24 4935631249 ps
T2556 /workspace/coverage/cover_reg_top/85.xbar_stress_all_with_reset_error.2169020195 Mar 05 03:39:37 PM PST 24 Mar 05 03:47:52 PM PST 24 7617871994 ps
T2557 /workspace/coverage/cover_reg_top/26.chip_tl_errors.1365308759 Mar 05 03:27:19 PM PST 24 Mar 05 03:30:24 PM PST 24 2986884214 ps
T2558 /workspace/coverage/cover_reg_top/3.xbar_same_source.2667399526 Mar 05 03:17:25 PM PST 24 Mar 05 03:17:54 PM PST 24 955568996 ps
T2559 /workspace/coverage/cover_reg_top/82.xbar_smoke.2084609169 Mar 05 03:38:58 PM PST 24 Mar 05 03:39:08 PM PST 24 210566980 ps
T2560 /workspace/coverage/cover_reg_top/51.xbar_stress_all_with_reset_error.2726067051 Mar 05 03:33:13 PM PST 24 Mar 05 03:39:38 PM PST 24 3244611242 ps
T2561 /workspace/coverage/cover_reg_top/64.xbar_stress_all_with_rand_reset.2998305686 Mar 05 03:35:55 PM PST 24 Mar 05 03:50:39 PM PST 24 14665904695 ps
T2562 /workspace/coverage/cover_reg_top/25.xbar_random_large_delays.1508199760 Mar 05 03:27:08 PM PST 24 Mar 05 03:28:33 PM PST 24 8341674368 ps
T2563 /workspace/coverage/cover_reg_top/97.xbar_unmapped_addr.733981840 Mar 05 03:41:35 PM PST 24 Mar 05 03:42:05 PM PST 24 670664993 ps
T2564 /workspace/coverage/cover_reg_top/37.xbar_random_slow_rsp.4002424948 Mar 05 03:30:11 PM PST 24 Mar 05 03:38:20 PM PST 24 25073472465 ps
T2565 /workspace/coverage/cover_reg_top/45.xbar_error_random.2949446064 Mar 05 03:31:51 PM PST 24 Mar 05 03:32:16 PM PST 24 257834919 ps
T2566 /workspace/coverage/cover_reg_top/6.chip_tl_errors.2712125237 Mar 05 03:19:00 PM PST 24 Mar 05 03:22:12 PM PST 24 3259287880 ps
T2567 /workspace/coverage/cover_reg_top/51.xbar_random_zero_delays.2692780479 Mar 05 03:33:05 PM PST 24 Mar 05 03:33:31 PM PST 24 239744918 ps
T2568 /workspace/coverage/cover_reg_top/53.xbar_random_large_delays.2273439859 Mar 05 03:33:35 PM PST 24 Mar 05 03:47:20 PM PST 24 79098452723 ps
T2569 /workspace/coverage/cover_reg_top/76.xbar_unmapped_addr.1960675578 Mar 05 03:37:53 PM PST 24 Mar 05 03:38:22 PM PST 24 240815551 ps
T2570 /workspace/coverage/cover_reg_top/26.xbar_random_slow_rsp.84408870 Mar 05 03:27:24 PM PST 24 Mar 05 03:48:41 PM PST 24 65497528875 ps
T2571 /workspace/coverage/cover_reg_top/91.xbar_access_same_device_slow_rsp.3254395536 Mar 05 03:40:24 PM PST 24 Mar 05 03:51:02 PM PST 24 33676947523 ps
T2572 /workspace/coverage/cover_reg_top/63.xbar_error_random.681564084 Mar 05 03:35:45 PM PST 24 Mar 05 03:35:59 PM PST 24 278340790 ps
T2573 /workspace/coverage/cover_reg_top/90.xbar_random_slow_rsp.3625581728 Mar 05 03:40:12 PM PST 24 Mar 05 03:52:43 PM PST 24 37831867132 ps
T2574 /workspace/coverage/cover_reg_top/31.xbar_smoke.2154050267 Mar 05 03:28:48 PM PST 24 Mar 05 03:28:56 PM PST 24 183247210 ps
T2575 /workspace/coverage/cover_reg_top/73.xbar_same_source.2914951015 Mar 05 03:37:20 PM PST 24 Mar 05 03:38:14 PM PST 24 1655957280 ps
T2576 /workspace/coverage/cover_reg_top/26.xbar_access_same_device_slow_rsp.2675806903 Mar 05 03:27:26 PM PST 24 Mar 05 04:13:25 PM PST 24 137883857200 ps
T2577 /workspace/coverage/cover_reg_top/86.xbar_stress_all.448097197 Mar 05 03:39:42 PM PST 24 Mar 05 03:41:59 PM PST 24 1650057909 ps
T2578 /workspace/coverage/cover_reg_top/71.xbar_random_zero_delays.695904330 Mar 05 03:36:55 PM PST 24 Mar 05 03:37:41 PM PST 24 535583137 ps
T2579 /workspace/coverage/cover_reg_top/20.xbar_stress_all_with_reset_error.200320848 Mar 05 03:25:38 PM PST 24 Mar 05 03:33:49 PM PST 24 9328654877 ps
T2580 /workspace/coverage/cover_reg_top/20.xbar_random_zero_delays.1596482083 Mar 05 03:25:24 PM PST 24 Mar 05 03:25:52 PM PST 24 286932527 ps
T2581 /workspace/coverage/cover_reg_top/54.xbar_access_same_device.1164057088 Mar 05 03:33:49 PM PST 24 Mar 05 03:34:48 PM PST 24 651652528 ps
T2582 /workspace/coverage/cover_reg_top/21.xbar_smoke_large_delays.3524876277 Mar 05 03:25:45 PM PST 24 Mar 05 03:26:58 PM PST 24 6894421665 ps
T2583 /workspace/coverage/cover_reg_top/23.xbar_random_large_delays.2368777190 Mar 05 03:26:34 PM PST 24 Mar 05 03:43:15 PM PST 24 92159326257 ps
T2584 /workspace/coverage/cover_reg_top/73.xbar_smoke_zero_delays.763532521 Mar 05 03:37:14 PM PST 24 Mar 05 03:37:20 PM PST 24 45955832 ps
T2585 /workspace/coverage/cover_reg_top/59.xbar_stress_all.125996094 Mar 05 03:34:54 PM PST 24 Mar 05 03:35:29 PM PST 24 323848715 ps
T2586 /workspace/coverage/cover_reg_top/57.xbar_random_slow_rsp.3531068354 Mar 05 03:34:21 PM PST 24 Mar 05 03:51:40 PM PST 24 57218245005 ps
T2587 /workspace/coverage/cover_reg_top/48.xbar_stress_all_with_rand_reset.2429436990 Mar 05 03:32:39 PM PST 24 Mar 05 03:35:45 PM PST 24 2158300593 ps
T2588 /workspace/coverage/cover_reg_top/28.xbar_stress_all.2568138331 Mar 05 03:28:09 PM PST 24 Mar 05 03:32:30 PM PST 24 2924468708 ps
T2589 /workspace/coverage/cover_reg_top/22.xbar_error_random.1297279317 Mar 05 03:26:24 PM PST 24 Mar 05 03:26:39 PM PST 24 376573135 ps
T2590 /workspace/coverage/cover_reg_top/4.xbar_smoke_large_delays.920961937 Mar 05 03:17:56 PM PST 24 Mar 05 03:19:29 PM PST 24 8591943994 ps
T2591 /workspace/coverage/cover_reg_top/28.xbar_stress_all_with_reset_error.2557664857 Mar 05 03:28:11 PM PST 24 Mar 05 03:29:41 PM PST 24 344607851 ps
T2592 /workspace/coverage/cover_reg_top/63.xbar_stress_all_with_rand_reset.3489262339 Mar 05 03:35:39 PM PST 24 Mar 05 03:41:00 PM PST 24 5594041701 ps
T2593 /workspace/coverage/cover_reg_top/7.xbar_random.1341925660 Mar 05 03:19:36 PM PST 24 Mar 05 03:21:16 PM PST 24 2544071051 ps
T2594 /workspace/coverage/cover_reg_top/71.xbar_smoke_zero_delays.1354528330 Mar 05 03:36:55 PM PST 24 Mar 05 03:37:02 PM PST 24 53213200 ps
T2595 /workspace/coverage/cover_reg_top/18.xbar_error_random.1081077856 Mar 05 03:24:47 PM PST 24 Mar 05 03:24:55 PM PST 24 116185058 ps
T353 /workspace/coverage/cover_reg_top/4.chip_csr_hw_reset.3491040457 Mar 05 03:18:24 PM PST 24 Mar 05 03:25:32 PM PST 24 7480484688 ps
T2596 /workspace/coverage/cover_reg_top/21.xbar_smoke_zero_delays.3252785971 Mar 05 03:25:45 PM PST 24 Mar 05 03:25:52 PM PST 24 43444043 ps
T2597 /workspace/coverage/cover_reg_top/76.xbar_smoke.913558999 Mar 05 03:37:51 PM PST 24 Mar 05 03:38:00 PM PST 24 203379070 ps
T609 /workspace/coverage/cover_reg_top/57.xbar_stress_all_with_reset_error.3130080923 Mar 05 03:34:27 PM PST 24 Mar 05 03:35:07 PM PST 24 154115420 ps
T2598 /workspace/coverage/cover_reg_top/59.xbar_smoke_slow_rsp.1414958790 Mar 05 03:34:38 PM PST 24 Mar 05 03:36:03 PM PST 24 4846395859 ps
T2599 /workspace/coverage/cover_reg_top/82.xbar_random_slow_rsp.1940563124 Mar 05 03:38:58 PM PST 24 Mar 05 03:44:45 PM PST 24 18205401715 ps
T2600 /workspace/coverage/cover_reg_top/32.xbar_unmapped_addr.2627092387 Mar 05 03:29:06 PM PST 24 Mar 05 03:29:17 PM PST 24 58750007 ps
T2601 /workspace/coverage/cover_reg_top/5.chip_tl_errors.2806197612 Mar 05 03:18:24 PM PST 24 Mar 05 03:21:38 PM PST 24 2937585984 ps
T2602 /workspace/coverage/cover_reg_top/3.xbar_smoke.3715869671 Mar 05 03:17:11 PM PST 24 Mar 05 03:17:21 PM PST 24 210873186 ps
T2603 /workspace/coverage/cover_reg_top/92.xbar_smoke_slow_rsp.824374677 Mar 05 03:40:39 PM PST 24 Mar 05 03:42:09 PM PST 24 5020757574 ps
T2604 /workspace/coverage/cover_reg_top/97.xbar_random_slow_rsp.1735102797 Mar 05 03:41:24 PM PST 24 Mar 05 03:53:07 PM PST 24 37934474385 ps
T2605 /workspace/coverage/cover_reg_top/35.xbar_smoke_slow_rsp.714499472 Mar 05 03:29:39 PM PST 24 Mar 05 03:31:47 PM PST 24 6802720158 ps
T2606 /workspace/coverage/cover_reg_top/86.xbar_smoke.1319499994 Mar 05 03:39:36 PM PST 24 Mar 05 03:39:47 PM PST 24 233700050 ps
T2607 /workspace/coverage/cover_reg_top/73.xbar_smoke_large_delays.3399749098 Mar 05 03:37:20 PM PST 24 Mar 05 03:38:54 PM PST 24 8031051232 ps
T2608 /workspace/coverage/cover_reg_top/92.xbar_random_large_delays.3923954524 Mar 05 03:40:41 PM PST 24 Mar 05 03:41:29 PM PST 24 4045693108 ps
T2609 /workspace/coverage/cover_reg_top/45.xbar_stress_all.4032504160 Mar 05 03:32:00 PM PST 24 Mar 05 03:38:07 PM PST 24 3994726817 ps
T2610 /workspace/coverage/cover_reg_top/11.xbar_smoke.813900541 Mar 05 03:21:17 PM PST 24 Mar 05 03:21:24 PM PST 24 45454722 ps
T2611 /workspace/coverage/cover_reg_top/4.chip_csr_bit_bash.2743102504 Mar 05 03:17:52 PM PST 24 Mar 05 03:26:20 PM PST 24 5609159440 ps
T2612 /workspace/coverage/cover_reg_top/17.xbar_stress_all_with_reset_error.1718097226 Mar 05 03:24:25 PM PST 24 Mar 05 03:31:03 PM PST 24 6845686271 ps
T2613 /workspace/coverage/cover_reg_top/20.xbar_smoke_slow_rsp.623288413 Mar 05 03:25:24 PM PST 24 Mar 05 03:26:47 PM PST 24 5411216901 ps
T2614 /workspace/coverage/cover_reg_top/1.xbar_random_zero_delays.1205869873 Mar 05 03:15:37 PM PST 24 Mar 05 03:15:43 PM PST 24 35093071 ps
T2615 /workspace/coverage/cover_reg_top/38.xbar_unmapped_addr.3387474826 Mar 05 03:30:25 PM PST 24 Mar 05 03:30:49 PM PST 24 557495569 ps
T2616 /workspace/coverage/cover_reg_top/17.xbar_stress_all_with_rand_reset.2564649493 Mar 05 03:24:27 PM PST 24 Mar 05 03:28:19 PM PST 24 580410566 ps
T2617 /workspace/coverage/cover_reg_top/24.xbar_error_random.1684245622 Mar 05 03:26:58 PM PST 24 Mar 05 03:27:21 PM PST 24 548027163 ps
T2618 /workspace/coverage/cover_reg_top/65.xbar_access_same_device_slow_rsp.4088262886 Mar 05 03:36:00 PM PST 24 Mar 05 04:17:10 PM PST 24 132289378251 ps
T2619 /workspace/coverage/cover_reg_top/71.xbar_smoke.852406384 Mar 05 03:36:55 PM PST 24 Mar 05 03:37:05 PM PST 24 270907783 ps
T2620 /workspace/coverage/cover_reg_top/27.xbar_random.3790353627 Mar 05 03:27:41 PM PST 24 Mar 05 03:28:29 PM PST 24 537811952 ps
T2621 /workspace/coverage/cover_reg_top/31.xbar_unmapped_addr.3343254121 Mar 05 03:28:52 PM PST 24 Mar 05 03:29:06 PM PST 24 88647522 ps
T555 /workspace/coverage/cover_reg_top/6.xbar_stress_all_with_reset_error.1851756087 Mar 05 03:19:23 PM PST 24 Mar 05 03:37:33 PM PST 24 26077355812 ps
T2622 /workspace/coverage/cover_reg_top/51.xbar_stress_all_with_rand_reset.1442076820 Mar 05 03:33:12 PM PST 24 Mar 05 03:41:35 PM PST 24 7612010488 ps
T2623 /workspace/coverage/cover_reg_top/61.xbar_stress_all_with_error.3720040729 Mar 05 03:35:16 PM PST 24 Mar 05 03:35:46 PM PST 24 431753140 ps
T2624 /workspace/coverage/cover_reg_top/88.xbar_access_same_device.3334330917 Mar 05 03:39:58 PM PST 24 Mar 05 03:40:43 PM PST 24 952364139 ps
T2625 /workspace/coverage/cover_reg_top/45.xbar_stress_all_with_error.96890678 Mar 05 03:32:00 PM PST 24 Mar 05 03:40:09 PM PST 24 6228351669 ps
T2626 /workspace/coverage/cover_reg_top/11.xbar_smoke_zero_delays.271224191 Mar 05 03:21:17 PM PST 24 Mar 05 03:21:23 PM PST 24 47313420 ps
T2627 /workspace/coverage/cover_reg_top/67.xbar_stress_all_with_reset_error.3459192978 Mar 05 03:36:28 PM PST 24 Mar 05 03:44:10 PM PST 24 9044269026 ps
T2628 /workspace/coverage/cover_reg_top/68.xbar_unmapped_addr.1771227470 Mar 05 03:36:30 PM PST 24 Mar 05 03:36:47 PM PST 24 117940181 ps
T2629 /workspace/coverage/cover_reg_top/95.xbar_smoke_zero_delays.38366592 Mar 05 03:41:29 PM PST 24 Mar 05 03:41:36 PM PST 24 46984366 ps
T2630 /workspace/coverage/cover_reg_top/64.xbar_smoke_zero_delays.4287540867 Mar 05 03:35:51 PM PST 24 Mar 05 03:35:57 PM PST 24 52986863 ps
T2631 /workspace/coverage/cover_reg_top/96.xbar_same_source.1986420869 Mar 05 03:41:18 PM PST 24 Mar 05 03:41:48 PM PST 24 395679673 ps
T2632 /workspace/coverage/cover_reg_top/95.xbar_access_same_device.562739284 Mar 05 03:41:10 PM PST 24 Mar 05 03:42:35 PM PST 24 1190963473 ps
T2633 /workspace/coverage/cover_reg_top/37.xbar_smoke_large_delays.3839968565 Mar 05 03:30:12 PM PST 24 Mar 05 03:32:17 PM PST 24 11367955779 ps
T2634 /workspace/coverage/cover_reg_top/92.xbar_same_source.2798613636 Mar 05 03:40:38 PM PST 24 Mar 05 03:41:54 PM PST 24 2488711732 ps
T2635 /workspace/coverage/cover_reg_top/34.xbar_same_source.1956561395 Mar 05 03:29:33 PM PST 24 Mar 05 03:30:11 PM PST 24 1220807982 ps
T2636 /workspace/coverage/cover_reg_top/21.xbar_stress_all_with_rand_reset.3019268625 Mar 05 03:25:55 PM PST 24 Mar 05 03:29:19 PM PST 24 2779096675 ps
T2637 /workspace/coverage/cover_reg_top/98.xbar_smoke.2189472504 Mar 05 03:41:37 PM PST 24 Mar 05 03:41:47 PM PST 24 221320323 ps
T2638 /workspace/coverage/cover_reg_top/10.xbar_access_same_device_slow_rsp.1978774780 Mar 05 03:21:03 PM PST 24 Mar 05 03:43:28 PM PST 24 74950850745 ps
T2639 /workspace/coverage/cover_reg_top/84.xbar_stress_all_with_rand_reset.433428670 Mar 05 03:39:19 PM PST 24 Mar 05 03:44:46 PM PST 24 1280685377 ps
T2640 /workspace/coverage/cover_reg_top/3.xbar_error_random.2620300764 Mar 05 03:17:34 PM PST 24 Mar 05 03:17:43 PM PST 24 144519493 ps
T2641 /workspace/coverage/cover_reg_top/92.xbar_random_slow_rsp.1158008740 Mar 05 03:40:38 PM PST 24 Mar 05 04:00:44 PM PST 24 65450454116 ps
T2642 /workspace/coverage/cover_reg_top/60.xbar_unmapped_addr.1856516609 Mar 05 03:35:04 PM PST 24 Mar 05 03:35:34 PM PST 24 265746285 ps
T2643 /workspace/coverage/cover_reg_top/94.xbar_same_source.307511963 Mar 05 03:41:07 PM PST 24 Mar 05 03:41:31 PM PST 24 293775422 ps
T2644 /workspace/coverage/cover_reg_top/68.xbar_stress_all_with_error.1564512021 Mar 05 03:36:34 PM PST 24 Mar 05 03:42:18 PM PST 24 8215240608 ps
T2645 /workspace/coverage/cover_reg_top/72.xbar_random.3083904868 Mar 05 03:37:12 PM PST 24 Mar 05 03:37:27 PM PST 24 130682984 ps
T2646 /workspace/coverage/cover_reg_top/99.xbar_access_same_device_slow_rsp.789215567 Mar 05 03:41:50 PM PST 24 Mar 05 03:49:56 PM PST 24 24911791658 ps
T2647 /workspace/coverage/cover_reg_top/2.xbar_smoke_large_delays.3730478150 Mar 05 03:16:22 PM PST 24 Mar 05 03:18:03 PM PST 24 8684080091 ps
T2648 /workspace/coverage/cover_reg_top/27.xbar_same_source.51320995 Mar 05 03:27:48 PM PST 24 Mar 05 03:28:51 PM PST 24 1914810069 ps
T2649 /workspace/coverage/cover_reg_top/54.xbar_stress_all_with_error.3335084777 Mar 05 03:33:48 PM PST 24 Mar 05 03:37:38 PM PST 24 6130279556 ps
T2650 /workspace/coverage/cover_reg_top/83.xbar_stress_all_with_error.971590431 Mar 05 03:39:12 PM PST 24 Mar 05 03:44:55 PM PST 24 9065635073 ps
T2651 /workspace/coverage/cover_reg_top/59.xbar_access_same_device.2228767170 Mar 05 03:34:46 PM PST 24 Mar 05 03:36:17 PM PST 24 2009444722 ps
T2652 /workspace/coverage/cover_reg_top/80.xbar_stress_all.3700887926 Mar 05 03:38:41 PM PST 24 Mar 05 03:40:40 PM PST 24 1522670488 ps
T2653 /workspace/coverage/cover_reg_top/75.xbar_random.2679607278 Mar 05 03:37:57 PM PST 24 Mar 05 03:38:37 PM PST 24 1036321987 ps
T2654 /workspace/coverage/cover_reg_top/52.xbar_stress_all_with_rand_reset.354931183 Mar 05 03:33:29 PM PST 24 Mar 05 03:40:10 PM PST 24 2641523689 ps
T2655 /workspace/coverage/cover_reg_top/82.xbar_access_same_device.3660483392 Mar 05 03:38:54 PM PST 24 Mar 05 03:41:09 PM PST 24 3025498301 ps
T2656 /workspace/coverage/cover_reg_top/75.xbar_error_random.1156131829 Mar 05 03:37:50 PM PST 24 Mar 05 03:38:03 PM PST 24 120316281 ps
T2657 /workspace/coverage/cover_reg_top/88.xbar_error_and_unmapped_addr.2120252010 Mar 05 03:39:57 PM PST 24 Mar 05 03:40:12 PM PST 24 110481153 ps
T2658 /workspace/coverage/cover_reg_top/41.xbar_error_and_unmapped_addr.3223343306 Mar 05 03:31:10 PM PST 24 Mar 05 03:31:26 PM PST 24 346504958 ps
T2659 /workspace/coverage/cover_reg_top/16.xbar_unmapped_addr.528604760 Mar 05 03:24:05 PM PST 24 Mar 05 03:24:29 PM PST 24 489861700 ps
T2660 /workspace/coverage/cover_reg_top/37.xbar_error_and_unmapped_addr.451969182 Mar 05 03:30:17 PM PST 24 Mar 05 03:30:34 PM PST 24 364112314 ps
T2661 /workspace/coverage/cover_reg_top/77.xbar_smoke_zero_delays.2797592519 Mar 05 03:37:59 PM PST 24 Mar 05 03:38:06 PM PST 24 43106856 ps
T2662 /workspace/coverage/cover_reg_top/46.xbar_smoke.1960831326 Mar 05 03:31:59 PM PST 24 Mar 05 03:32:06 PM PST 24 56454484 ps
T2663 /workspace/coverage/cover_reg_top/49.xbar_same_source.485672150 Mar 05 03:32:47 PM PST 24 Mar 05 03:34:16 PM PST 24 2677375712 ps
T2664 /workspace/coverage/cover_reg_top/12.xbar_stress_all_with_reset_error.3725579474 Mar 05 03:22:18 PM PST 24 Mar 05 03:25:38 PM PST 24 1342488378 ps
T2665 /workspace/coverage/cover_reg_top/49.xbar_smoke_slow_rsp.3149706947 Mar 05 03:32:39 PM PST 24 Mar 05 03:34:21 PM PST 24 5924072777 ps
T2666 /workspace/coverage/cover_reg_top/79.xbar_error_random.1503745735 Mar 05 03:38:32 PM PST 24 Mar 05 03:38:58 PM PST 24 722645077 ps
T2667 /workspace/coverage/cover_reg_top/65.xbar_smoke_large_delays.3242345278 Mar 05 03:36:03 PM PST 24 Mar 05 03:37:40 PM PST 24 9159867195 ps
T2668 /workspace/coverage/cover_reg_top/29.xbar_stress_all_with_rand_reset.2234496594 Mar 05 03:28:25 PM PST 24 Mar 05 03:29:07 PM PST 24 102932912 ps
T2669 /workspace/coverage/cover_reg_top/34.xbar_stress_all_with_rand_reset.1597219619 Mar 05 03:29:41 PM PST 24 Mar 05 03:36:30 PM PST 24 2849110487 ps
T2670 /workspace/coverage/cover_reg_top/15.xbar_access_same_device_slow_rsp.3324542254 Mar 05 03:23:30 PM PST 24 Mar 05 03:52:38 PM PST 24 95876891345 ps
T2671 /workspace/coverage/cover_reg_top/11.xbar_same_source.589195024 Mar 05 03:21:38 PM PST 24 Mar 05 03:22:01 PM PST 24 294273156 ps
T2672 /workspace/coverage/cover_reg_top/95.xbar_stress_all_with_error.2045993108 Mar 05 03:41:20 PM PST 24 Mar 05 03:46:03 PM PST 24 3384097575 ps
T2673 /workspace/coverage/cover_reg_top/44.xbar_stress_all_with_rand_reset.2503354622 Mar 05 03:31:43 PM PST 24 Mar 05 03:39:51 PM PST 24 4693662595 ps
T2674 /workspace/coverage/cover_reg_top/22.xbar_random_large_delays.1741224635 Mar 05 03:26:10 PM PST 24 Mar 05 03:27:12 PM PST 24 5300955024 ps
T2675 /workspace/coverage/cover_reg_top/44.xbar_error_and_unmapped_addr.2982796743 Mar 05 03:31:43 PM PST 24 Mar 05 03:31:53 PM PST 24 131375294 ps
T2676 /workspace/coverage/cover_reg_top/65.xbar_random_slow_rsp.4098332018 Mar 05 03:36:01 PM PST 24 Mar 05 03:57:34 PM PST 24 66229652159 ps
T2677 /workspace/coverage/cover_reg_top/20.xbar_stress_all.2935632703 Mar 05 03:25:39 PM PST 24 Mar 05 03:31:43 PM PST 24 10206992829 ps
T2678 /workspace/coverage/cover_reg_top/25.xbar_access_same_device_slow_rsp.3616604289 Mar 05 03:27:11 PM PST 24 Mar 05 03:48:46 PM PST 24 76886445925 ps
T2679 /workspace/coverage/cover_reg_top/66.xbar_stress_all.409640464 Mar 05 03:36:12 PM PST 24 Mar 05 03:37:45 PM PST 24 2591881253 ps
T2680 /workspace/coverage/cover_reg_top/98.xbar_smoke_zero_delays.321927757 Mar 05 03:41:35 PM PST 24 Mar 05 03:41:43 PM PST 24 57181516 ps
T2681 /workspace/coverage/cover_reg_top/41.xbar_stress_all_with_error.1397193447 Mar 05 03:31:05 PM PST 24 Mar 05 03:37:29 PM PST 24 4847842109 ps
T2682 /workspace/coverage/cover_reg_top/14.chip_same_csr_outstanding.2153944567 Mar 05 03:22:59 PM PST 24 Mar 05 04:35:06 PM PST 24 32862086085 ps
T2683 /workspace/coverage/cover_reg_top/35.xbar_stress_all_with_reset_error.3169795239 Mar 05 03:29:57 PM PST 24 Mar 05 03:36:00 PM PST 24 5715317421 ps
T2684 /workspace/coverage/cover_reg_top/83.xbar_error_and_unmapped_addr.2510826048 Mar 05 03:39:03 PM PST 24 Mar 05 03:40:00 PM PST 24 1213515637 ps
T2685 /workspace/coverage/cover_reg_top/66.xbar_random_large_delays.3478943195 Mar 05 03:36:11 PM PST 24 Mar 05 03:50:44 PM PST 24 74279722422 ps
T2686 /workspace/coverage/cover_reg_top/25.xbar_stress_all.1126632734 Mar 05 03:27:10 PM PST 24 Mar 05 03:35:42 PM PST 24 13377437227 ps
T2687 /workspace/coverage/cover_reg_top/66.xbar_access_same_device.3972604937 Mar 05 03:36:10 PM PST 24 Mar 05 03:37:57 PM PST 24 2399584374 ps
T2688 /workspace/coverage/cover_reg_top/28.xbar_same_source.369452998 Mar 05 03:28:19 PM PST 24 Mar 05 03:29:35 PM PST 24 2441577477 ps
T2689 /workspace/coverage/cover_reg_top/96.xbar_smoke.3086077337 Mar 05 03:41:18 PM PST 24 Mar 05 03:41:24 PM PST 24 41230765 ps
T2690 /workspace/coverage/cover_reg_top/93.xbar_stress_all.1058094351 Mar 05 03:40:56 PM PST 24 Mar 05 03:42:37 PM PST 24 2677116120 ps
T2691 /workspace/coverage/cover_reg_top/58.xbar_smoke.163760349 Mar 05 03:34:29 PM PST 24 Mar 05 03:34:37 PM PST 24 43784836 ps
T2692 /workspace/coverage/cover_reg_top/28.xbar_access_same_device_slow_rsp.2365233979 Mar 05 03:28:15 PM PST 24 Mar 05 03:44:42 PM PST 24 55961244764 ps
T2693 /workspace/coverage/cover_reg_top/52.xbar_same_source.2881300241 Mar 05 03:33:20 PM PST 24 Mar 05 03:33:51 PM PST 24 948435408 ps
T2694 /workspace/coverage/cover_reg_top/68.xbar_smoke_zero_delays.2366208568 Mar 05 03:36:27 PM PST 24 Mar 05 03:36:33 PM PST 24 44922654 ps
T2695 /workspace/coverage/cover_reg_top/63.xbar_random.3680594144 Mar 05 03:35:32 PM PST 24 Mar 05 03:36:12 PM PST 24 1098637812 ps
T2696 /workspace/coverage/cover_reg_top/3.xbar_stress_all.2247859045 Mar 05 03:17:41 PM PST 24 Mar 05 03:22:41 PM PST 24 2926508132 ps
T2697 /workspace/coverage/cover_reg_top/7.xbar_random_large_delays.1164217026 Mar 05 03:19:36 PM PST 24 Mar 05 03:35:09 PM PST 24 87214400010 ps
T2698 /workspace/coverage/cover_reg_top/65.xbar_random.3670553654 Mar 05 03:36:05 PM PST 24 Mar 05 03:36:55 PM PST 24 1417630953 ps
T2699 /workspace/coverage/cover_reg_top/8.xbar_random.2168980368 Mar 05 03:19:58 PM PST 24 Mar 05 03:20:42 PM PST 24 1115744319 ps
T2700 /workspace/coverage/cover_reg_top/73.xbar_stress_all_with_error.2043166986 Mar 05 03:37:31 PM PST 24 Mar 05 03:41:51 PM PST 24 3318904382 ps
T2701 /workspace/coverage/cover_reg_top/18.xbar_random_slow_rsp.2517200161 Mar 05 03:24:38 PM PST 24 Mar 05 03:28:41 PM PST 24 15845885021 ps
T2702 /workspace/coverage/cover_reg_top/2.xbar_stress_all_with_reset_error.282530943 Mar 05 03:16:46 PM PST 24 Mar 05 03:24:53 PM PST 24 9478183475 ps
T590 /workspace/coverage/cover_reg_top/23.chip_tl_errors.200863513 Mar 05 03:26:25 PM PST 24 Mar 05 03:30:06 PM PST 24 3164240134 ps
T2703 /workspace/coverage/cover_reg_top/48.xbar_random_slow_rsp.2217246967 Mar 05 03:32:32 PM PST 24 Mar 05 03:39:56 PM PST 24 24302102377 ps
T2704 /workspace/coverage/cover_reg_top/44.xbar_stress_all_with_reset_error.2431101078 Mar 05 03:31:46 PM PST 24 Mar 05 03:32:43 PM PST 24 225516217 ps
T2705 /workspace/coverage/cover_reg_top/44.xbar_random_slow_rsp.1870522949 Mar 05 03:31:34 PM PST 24 Mar 05 03:45:02 PM PST 24 44237063070 ps
T2706 /workspace/coverage/cover_reg_top/17.xbar_stress_all_with_error.883190575 Mar 05 03:24:24 PM PST 24 Mar 05 03:29:03 PM PST 24 8985922773 ps
T2707 /workspace/coverage/cover_reg_top/27.xbar_smoke_large_delays.2095468069 Mar 05 03:27:41 PM PST 24 Mar 05 03:29:12 PM PST 24 8124298152 ps
T2708 /workspace/coverage/cover_reg_top/94.xbar_smoke_zero_delays.2117402812 Mar 05 03:40:54 PM PST 24 Mar 05 03:41:01 PM PST 24 58560452 ps
T2709 /workspace/coverage/cover_reg_top/93.xbar_error_random.1026860819 Mar 05 03:40:55 PM PST 24 Mar 05 03:41:19 PM PST 24 619483478 ps
T2710 /workspace/coverage/cover_reg_top/56.xbar_random_slow_rsp.932549140 Mar 05 03:34:04 PM PST 24 Mar 05 03:41:10 PM PST 24 24414024926 ps
T2711 /workspace/coverage/cover_reg_top/90.xbar_smoke_slow_rsp.2127486655 Mar 05 03:40:16 PM PST 24 Mar 05 03:42:12 PM PST 24 6649583216 ps
T2712 /workspace/coverage/cover_reg_top/65.xbar_smoke_slow_rsp.1520575574 Mar 05 03:36:01 PM PST 24 Mar 05 03:37:15 PM PST 24 4215237264 ps
T2713 /workspace/coverage/cover_reg_top/46.xbar_stress_all_with_reset_error.49127203 Mar 05 03:32:07 PM PST 24 Mar 05 03:35:00 PM PST 24 1008414520 ps
T2714 /workspace/coverage/cover_reg_top/38.xbar_random_slow_rsp.3965685027 Mar 05 03:30:17 PM PST 24 Mar 05 03:50:48 PM PST 24 65431639797 ps
T2715 /workspace/coverage/cover_reg_top/58.xbar_stress_all_with_reset_error.4253578082 Mar 05 03:34:39 PM PST 24 Mar 05 03:35:22 PM PST 24 101378214 ps
T2716 /workspace/coverage/cover_reg_top/18.chip_tl_errors.1359960523 Mar 05 03:24:31 PM PST 24 Mar 05 03:29:20 PM PST 24 4655283635 ps
T2717 /workspace/coverage/cover_reg_top/45.xbar_unmapped_addr.4069928998 Mar 05 03:31:51 PM PST 24 Mar 05 03:32:17 PM PST 24 191902257 ps
T2718 /workspace/coverage/cover_reg_top/25.xbar_smoke.2910325472 Mar 05 03:27:00 PM PST 24 Mar 05 03:27:10 PM PST 24 196481976 ps
T2719 /workspace/coverage/cover_reg_top/55.xbar_random_large_delays.1430824272 Mar 05 03:34:00 PM PST 24 Mar 05 03:52:29 PM PST 24 95286702565 ps
T2720 /workspace/coverage/cover_reg_top/59.xbar_stress_all_with_rand_reset.769564113 Mar 05 03:34:53 PM PST 24 Mar 05 03:38:33 PM PST 24 551510517 ps
T2721 /workspace/coverage/cover_reg_top/14.xbar_random_large_delays.2515263929 Mar 05 03:23:09 PM PST 24 Mar 05 03:37:02 PM PST 24 74956101039 ps
T2722 /workspace/coverage/cover_reg_top/80.xbar_stress_all_with_error.18423773 Mar 05 03:38:44 PM PST 24 Mar 05 03:41:57 PM PST 24 5844379076 ps
T2723 /workspace/coverage/cover_reg_top/37.xbar_random_zero_delays.3296452876 Mar 05 03:30:18 PM PST 24 Mar 05 03:30:53 PM PST 24 382722493 ps
T2724 /workspace/coverage/cover_reg_top/65.xbar_same_source.74203730 Mar 05 03:36:01 PM PST 24 Mar 05 03:36:51 PM PST 24 1722320246 ps
T2725 /workspace/coverage/cover_reg_top/33.xbar_smoke_slow_rsp.2285795858 Mar 05 03:29:18 PM PST 24 Mar 05 03:30:53 PM PST 24 5201610031 ps
T2726 /workspace/coverage/cover_reg_top/59.xbar_smoke.1567726296 Mar 05 03:34:37 PM PST 24 Mar 05 03:34:46 PM PST 24 188868201 ps
T2727 /workspace/coverage/cover_reg_top/62.xbar_access_same_device.3784084928 Mar 05 03:35:24 PM PST 24 Mar 05 03:37:54 PM PST 24 3307750215 ps
T2728 /workspace/coverage/cover_reg_top/36.xbar_smoke_slow_rsp.3208345245 Mar 05 03:29:56 PM PST 24 Mar 05 03:30:53 PM PST 24 3731460985 ps
T2729 /workspace/coverage/cover_reg_top/88.xbar_stress_all.3239003874 Mar 05 03:39:57 PM PST 24 Mar 05 03:43:25 PM PST 24 5337125074 ps
T2730 /workspace/coverage/cover_reg_top/79.xbar_random_slow_rsp.4090188416 Mar 05 03:38:31 PM PST 24 Mar 05 04:01:11 PM PST 24 66476532211 ps
T2731 /workspace/coverage/cover_reg_top/7.xbar_smoke_slow_rsp.4285181925 Mar 05 03:19:26 PM PST 24 Mar 05 03:21:10 PM PST 24 5871798422 ps
T2732 /workspace/coverage/cover_reg_top/62.xbar_access_same_device_slow_rsp.2014298571 Mar 05 03:35:22 PM PST 24 Mar 05 04:27:16 PM PST 24 169599237780 ps
T2733 /workspace/coverage/cover_reg_top/36.xbar_unmapped_addr.2796984459 Mar 05 03:30:05 PM PST 24 Mar 05 03:31:02 PM PST 24 1244953816 ps
T2734 /workspace/coverage/cover_reg_top/16.xbar_random.668009279 Mar 05 03:23:54 PM PST 24 Mar 05 03:24:04 PM PST 24 179683384 ps
T2735 /workspace/coverage/cover_reg_top/36.xbar_stress_all_with_error.865818168 Mar 05 03:30:07 PM PST 24 Mar 05 03:34:49 PM PST 24 7734727673 ps
T2736 /workspace/coverage/cover_reg_top/91.xbar_random_slow_rsp.767919030 Mar 05 03:40:29 PM PST 24 Mar 05 03:49:08 PM PST 24 27205373058 ps
T2737 /workspace/coverage/cover_reg_top/69.xbar_stress_all_with_rand_reset.2371414028 Mar 05 03:36:42 PM PST 24 Mar 05 03:43:25 PM PST 24 3185885430 ps
T2738 /workspace/coverage/cover_reg_top/11.chip_same_csr_outstanding.3535653779 Mar 05 03:21:11 PM PST 24 Mar 05 04:38:54 PM PST 24 30026727199 ps
T2739 /workspace/coverage/cover_reg_top/32.xbar_same_source.1815876074 Mar 05 03:29:08 PM PST 24 Mar 05 03:29:21 PM PST 24 357593579 ps
T2740 /workspace/coverage/cover_reg_top/39.xbar_smoke_large_delays.1212630901 Mar 05 03:30:33 PM PST 24 Mar 05 03:31:57 PM PST 24 8196578173 ps
T2741 /workspace/coverage/cover_reg_top/57.xbar_random_large_delays.2533639510 Mar 05 03:34:22 PM PST 24 Mar 05 03:52:59 PM PST 24 104254476680 ps
T2742 /workspace/coverage/cover_reg_top/0.xbar_smoke_large_delays.3605784308 Mar 05 03:14:20 PM PST 24 Mar 05 03:15:31 PM PST 24 6624114622 ps
T2743 /workspace/coverage/cover_reg_top/11.xbar_access_same_device.2320637990 Mar 05 03:21:37 PM PST 24 Mar 05 03:22:14 PM PST 24 959812080 ps
T2744 /workspace/coverage/cover_reg_top/78.xbar_stress_all_with_reset_error.2457484430 Mar 05 03:38:26 PM PST 24 Mar 05 03:40:33 PM PST 24 450272803 ps
T2745 /workspace/coverage/cover_reg_top/89.xbar_smoke_slow_rsp.2213752831 Mar 05 03:40:04 PM PST 24 Mar 05 03:41:51 PM PST 24 5711475860 ps
T2746 /workspace/coverage/cover_reg_top/13.xbar_random.3040333877 Mar 05 03:22:32 PM PST 24 Mar 05 03:23:12 PM PST 24 1071359768 ps
T2747 /workspace/coverage/cover_reg_top/38.xbar_stress_all_with_reset_error.2436677135 Mar 05 03:30:26 PM PST 24 Mar 05 03:30:55 PM PST 24 105665703 ps
T2748 /workspace/coverage/cover_reg_top/39.xbar_stress_all_with_reset_error.2395667086 Mar 05 03:30:44 PM PST 24 Mar 05 03:32:06 PM PST 24 143185003 ps
T2749 /workspace/coverage/cover_reg_top/19.xbar_error_random.3522416011 Mar 05 03:25:12 PM PST 24 Mar 05 03:25:23 PM PST 24 121320201 ps
T2750 /workspace/coverage/cover_reg_top/52.xbar_stress_all.182734467 Mar 05 03:33:26 PM PST 24 Mar 05 03:36:44 PM PST 24 2201520822 ps
T2751 /workspace/coverage/cover_reg_top/93.xbar_same_source.3417226583 Mar 05 03:40:58 PM PST 24 Mar 05 03:42:05 PM PST 24 2120076755 ps
T2752 /workspace/coverage/cover_reg_top/67.xbar_random_slow_rsp.3435169698 Mar 05 03:36:23 PM PST 24 Mar 05 03:51:17 PM PST 24 45900799495 ps
T2753 /workspace/coverage/cover_reg_top/4.xbar_stress_all_with_rand_reset.4080142982 Mar 05 03:18:20 PM PST 24 Mar 05 03:24:11 PM PST 24 744260077 ps
T2754 /workspace/coverage/cover_reg_top/35.xbar_smoke_large_delays.3826745591 Mar 05 03:29:40 PM PST 24 Mar 05 03:30:38 PM PST 24 5690361746 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%