Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.07 95.45 94.14 95.17 94.70 97.38 99.55


Total test records in report: 2845
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html | tests41.html | tests42.html | tests43.html | tests44.html | tests45.html | tests46.html | tests47.html | tests48.html | tests49.html | tests50.html | tests51.html | tests52.html | tests53.html | tests54.html | tests55.html | tests56.html | tests57.html | tests58.html | tests59.html | tests60.html
T2265 /workspace/coverage/cover_reg_top/36.xbar_stress_all.2590764445 Mar 05 03:30:01 PM PST 24 Mar 05 03:34:53 PM PST 24 7563560499 ps
T2266 /workspace/coverage/cover_reg_top/68.xbar_error_and_unmapped_addr.872396107 Mar 05 03:36:34 PM PST 24 Mar 05 03:36:54 PM PST 24 456171273 ps
T2267 /workspace/coverage/cover_reg_top/39.xbar_unmapped_addr.3990390591 Mar 05 03:30:45 PM PST 24 Mar 05 03:31:15 PM PST 24 639734523 ps
T2268 /workspace/coverage/cover_reg_top/21.xbar_same_source.3808032121 Mar 05 03:25:53 PM PST 24 Mar 05 03:26:03 PM PST 24 98111840 ps
T2269 /workspace/coverage/cover_reg_top/4.xbar_error_random.1754029333 Mar 05 03:18:12 PM PST 24 Mar 05 03:18:27 PM PST 24 327574073 ps
T2270 /workspace/coverage/cover_reg_top/17.xbar_same_source.3483389651 Mar 05 03:24:17 PM PST 24 Mar 05 03:25:36 PM PST 24 2341191781 ps
T2271 /workspace/coverage/cover_reg_top/50.xbar_same_source.1765351738 Mar 05 03:33:02 PM PST 24 Mar 05 03:33:21 PM PST 24 505330011 ps
T2272 /workspace/coverage/cover_reg_top/63.xbar_random_slow_rsp.2165243613 Mar 05 03:35:38 PM PST 24 Mar 05 03:53:42 PM PST 24 64017030491 ps
T2273 /workspace/coverage/cover_reg_top/92.xbar_error_random.2003736674 Mar 05 03:40:42 PM PST 24 Mar 05 03:40:55 PM PST 24 309337844 ps
T414 /workspace/coverage/cover_reg_top/2.chip_csr_bit_bash.1286418962 Mar 05 03:15:53 PM PST 24 Mar 05 04:22:48 PM PST 24 36449233400 ps
T2274 /workspace/coverage/cover_reg_top/78.xbar_smoke_slow_rsp.2809369077 Mar 05 03:38:30 PM PST 24 Mar 05 03:39:48 PM PST 24 4471162834 ps
T2275 /workspace/coverage/cover_reg_top/23.xbar_smoke_large_delays.2118774229 Mar 05 03:26:26 PM PST 24 Mar 05 03:28:23 PM PST 24 10442305424 ps
T2276 /workspace/coverage/cover_reg_top/18.xbar_random_large_delays.1726791758 Mar 05 03:24:30 PM PST 24 Mar 05 03:29:39 PM PST 24 27284391813 ps
T2277 /workspace/coverage/cover_reg_top/83.xbar_smoke_large_delays.1709314264 Mar 05 03:39:10 PM PST 24 Mar 05 03:40:42 PM PST 24 8920929786 ps
T2278 /workspace/coverage/cover_reg_top/31.xbar_error_random.2980767858 Mar 05 03:28:53 PM PST 24 Mar 05 03:29:23 PM PST 24 850366332 ps
T2279 /workspace/coverage/cover_reg_top/48.xbar_error_and_unmapped_addr.1304230808 Mar 05 03:32:40 PM PST 24 Mar 05 03:33:12 PM PST 24 281905645 ps
T2280 /workspace/coverage/cover_reg_top/69.xbar_access_same_device_slow_rsp.3229215159 Mar 05 03:36:42 PM PST 24 Mar 05 03:50:31 PM PST 24 43857356184 ps
T2281 /workspace/coverage/cover_reg_top/40.xbar_error_and_unmapped_addr.4137422377 Mar 05 03:30:59 PM PST 24 Mar 05 03:31:32 PM PST 24 850522500 ps
T2282 /workspace/coverage/cover_reg_top/71.xbar_random_slow_rsp.1069810709 Mar 05 03:36:59 PM PST 24 Mar 05 03:53:39 PM PST 24 52810863169 ps
T2283 /workspace/coverage/cover_reg_top/33.xbar_unmapped_addr.1815629497 Mar 05 03:29:22 PM PST 24 Mar 05 03:29:54 PM PST 24 792223521 ps
T2284 /workspace/coverage/cover_reg_top/35.xbar_smoke.3859621794 Mar 05 03:29:40 PM PST 24 Mar 05 03:29:50 PM PST 24 261274506 ps
T2285 /workspace/coverage/cover_reg_top/35.xbar_access_same_device.3920533388 Mar 05 03:29:52 PM PST 24 Mar 05 03:30:32 PM PST 24 731197596 ps
T2286 /workspace/coverage/cover_reg_top/56.xbar_stress_all_with_rand_reset.3377133877 Mar 05 03:34:17 PM PST 24 Mar 05 03:45:12 PM PST 24 13294855890 ps
T2287 /workspace/coverage/cover_reg_top/19.xbar_access_same_device.8466812 Mar 05 03:25:04 PM PST 24 Mar 05 03:25:23 PM PST 24 411623232 ps
T2288 /workspace/coverage/cover_reg_top/6.xbar_same_source.1856221889 Mar 05 03:19:15 PM PST 24 Mar 05 03:19:42 PM PST 24 367616601 ps
T2289 /workspace/coverage/cover_reg_top/27.xbar_error_random.3755538694 Mar 05 03:27:47 PM PST 24 Mar 05 03:28:06 PM PST 24 189131860 ps
T2290 /workspace/coverage/cover_reg_top/98.xbar_access_same_device.1159117210 Mar 05 03:41:41 PM PST 24 Mar 05 03:42:49 PM PST 24 1472131581 ps
T2291 /workspace/coverage/cover_reg_top/4.xbar_stress_all_with_error.1390386126 Mar 05 03:18:18 PM PST 24 Mar 05 03:20:43 PM PST 24 2028345220 ps
T607 /workspace/coverage/cover_reg_top/4.xbar_stress_all_with_reset_error.3474124926 Mar 05 03:18:25 PM PST 24 Mar 05 03:31:43 PM PST 24 8205240859 ps
T2292 /workspace/coverage/cover_reg_top/37.xbar_access_same_device.445652270 Mar 05 03:30:11 PM PST 24 Mar 05 03:30:23 PM PST 24 206207488 ps
T2293 /workspace/coverage/cover_reg_top/60.xbar_smoke_zero_delays.1483633906 Mar 05 03:34:53 PM PST 24 Mar 05 03:35:00 PM PST 24 42664639 ps
T2294 /workspace/coverage/cover_reg_top/46.xbar_same_source.2455740734 Mar 05 03:32:00 PM PST 24 Mar 05 03:32:07 PM PST 24 41065665 ps
T2295 /workspace/coverage/cover_reg_top/83.xbar_stress_all.1877068952 Mar 05 03:39:02 PM PST 24 Mar 05 03:44:17 PM PST 24 7980618428 ps
T2296 /workspace/coverage/cover_reg_top/80.xbar_error_random.999558135 Mar 05 03:38:39 PM PST 24 Mar 05 03:39:07 PM PST 24 704371330 ps
T2297 /workspace/coverage/cover_reg_top/16.xbar_error_random.3531320933 Mar 05 03:23:55 PM PST 24 Mar 05 03:25:01 PM PST 24 1940568278 ps
T2298 /workspace/coverage/cover_reg_top/42.xbar_random_zero_delays.3555570784 Mar 05 03:31:10 PM PST 24 Mar 05 03:31:47 PM PST 24 356727712 ps
T2299 /workspace/coverage/cover_reg_top/95.xbar_unmapped_addr.1541753420 Mar 05 03:41:13 PM PST 24 Mar 05 03:41:21 PM PST 24 50454013 ps
T2300 /workspace/coverage/cover_reg_top/39.xbar_same_source.109716169 Mar 05 03:30:44 PM PST 24 Mar 05 03:30:58 PM PST 24 133199394 ps
T2301 /workspace/coverage/cover_reg_top/72.xbar_smoke_zero_delays.623842371 Mar 05 03:37:07 PM PST 24 Mar 05 03:37:14 PM PST 24 58109177 ps
T2302 /workspace/coverage/cover_reg_top/68.xbar_access_same_device.2596981208 Mar 05 03:36:29 PM PST 24 Mar 05 03:38:42 PM PST 24 3021148485 ps
T2303 /workspace/coverage/cover_reg_top/58.xbar_random_zero_delays.366050427 Mar 05 03:34:29 PM PST 24 Mar 05 03:35:12 PM PST 24 490741470 ps
T2304 /workspace/coverage/cover_reg_top/74.xbar_access_same_device.712383968 Mar 05 03:37:35 PM PST 24 Mar 05 03:38:18 PM PST 24 1132245798 ps
T2305 /workspace/coverage/cover_reg_top/73.xbar_random_large_delays.2443831833 Mar 05 03:37:19 PM PST 24 Mar 05 03:40:57 PM PST 24 20185997109 ps
T2306 /workspace/coverage/cover_reg_top/34.xbar_random_zero_delays.269937219 Mar 05 03:29:32 PM PST 24 Mar 05 03:29:46 PM PST 24 129160461 ps
T2307 /workspace/coverage/cover_reg_top/95.xbar_error_random.2372340075 Mar 05 03:41:10 PM PST 24 Mar 05 03:42:01 PM PST 24 1431984082 ps
T2308 /workspace/coverage/cover_reg_top/69.xbar_smoke_large_delays.175572371 Mar 05 03:36:39 PM PST 24 Mar 05 03:37:52 PM PST 24 6409547584 ps
T2309 /workspace/coverage/cover_reg_top/40.xbar_access_same_device_slow_rsp.3766004272 Mar 05 03:30:52 PM PST 24 Mar 05 04:12:00 PM PST 24 137760490433 ps
T415 /workspace/coverage/cover_reg_top/19.chip_csr_rw.1426872490 Mar 05 03:25:08 PM PST 24 Mar 05 03:33:09 PM PST 24 5533510504 ps
T2310 /workspace/coverage/cover_reg_top/60.xbar_stress_all_with_error.1445961677 Mar 05 03:35:09 PM PST 24 Mar 05 03:37:44 PM PST 24 2001597271 ps
T2311 /workspace/coverage/cover_reg_top/57.xbar_stress_all.1032946111 Mar 05 03:34:21 PM PST 24 Mar 05 03:42:33 PM PST 24 10167582434 ps
T2312 /workspace/coverage/cover_reg_top/4.xbar_access_same_device.2018495636 Mar 05 03:18:12 PM PST 24 Mar 05 03:19:58 PM PST 24 2137340083 ps
T2313 /workspace/coverage/cover_reg_top/84.xbar_random_zero_delays.3897332911 Mar 05 03:39:14 PM PST 24 Mar 05 03:39:54 PM PST 24 459566420 ps
T2314 /workspace/coverage/cover_reg_top/60.xbar_random_slow_rsp.3145266255 Mar 05 03:35:01 PM PST 24 Mar 05 03:43:52 PM PST 24 28872308171 ps
T2315 /workspace/coverage/cover_reg_top/96.xbar_unmapped_addr.2149934706 Mar 05 03:41:31 PM PST 24 Mar 05 03:41:40 PM PST 24 51424841 ps
T2316 /workspace/coverage/cover_reg_top/99.xbar_random_large_delays.1903924696 Mar 05 03:41:57 PM PST 24 Mar 05 03:44:37 PM PST 24 15319257154 ps
T2317 /workspace/coverage/cover_reg_top/66.xbar_random_slow_rsp.2027727460 Mar 05 03:36:13 PM PST 24 Mar 05 03:37:20 PM PST 24 3740532317 ps
T2318 /workspace/coverage/cover_reg_top/43.xbar_error_random.158892191 Mar 05 03:31:28 PM PST 24 Mar 05 03:32:33 PM PST 24 1848753867 ps
T2319 /workspace/coverage/cover_reg_top/17.xbar_smoke_slow_rsp.2000731955 Mar 05 03:24:11 PM PST 24 Mar 05 03:25:22 PM PST 24 4090344506 ps
T2320 /workspace/coverage/cover_reg_top/5.xbar_smoke.1548574883 Mar 05 03:18:24 PM PST 24 Mar 05 03:18:33 PM PST 24 195088271 ps
T2321 /workspace/coverage/cover_reg_top/43.xbar_stress_all_with_rand_reset.3087819798 Mar 05 03:31:34 PM PST 24 Mar 05 03:37:57 PM PST 24 4572735907 ps
T2322 /workspace/coverage/cover_reg_top/17.xbar_random_large_delays.3316316308 Mar 05 03:24:13 PM PST 24 Mar 05 03:40:21 PM PST 24 80204745040 ps
T2323 /workspace/coverage/cover_reg_top/85.xbar_stress_all_with_error.525591437 Mar 05 03:39:28 PM PST 24 Mar 05 03:41:45 PM PST 24 3468772379 ps
T2324 /workspace/coverage/cover_reg_top/34.xbar_stress_all.266514067 Mar 05 03:29:41 PM PST 24 Mar 05 03:35:03 PM PST 24 10149024175 ps
T2325 /workspace/coverage/cover_reg_top/17.xbar_stress_all.376784374 Mar 05 03:24:27 PM PST 24 Mar 05 03:29:31 PM PST 24 9426972710 ps
T2326 /workspace/coverage/cover_reg_top/16.xbar_smoke_slow_rsp.2292727311 Mar 05 03:23:56 PM PST 24 Mar 05 03:25:11 PM PST 24 4443521115 ps
T352 /workspace/coverage/cover_reg_top/1.chip_csr_hw_reset.1837382707 Mar 05 03:15:56 PM PST 24 Mar 05 03:21:40 PM PST 24 6343025080 ps
T2327 /workspace/coverage/cover_reg_top/20.xbar_unmapped_addr.1148706505 Mar 05 03:25:39 PM PST 24 Mar 05 03:26:10 PM PST 24 683450084 ps
T2328 /workspace/coverage/cover_reg_top/80.xbar_smoke_zero_delays.2775847616 Mar 05 03:38:37 PM PST 24 Mar 05 03:38:43 PM PST 24 44651523 ps
T2329 /workspace/coverage/cover_reg_top/33.xbar_smoke.3844445664 Mar 05 03:29:09 PM PST 24 Mar 05 03:29:16 PM PST 24 170352016 ps
T2330 /workspace/coverage/cover_reg_top/53.xbar_stress_all_with_rand_reset.2037780152 Mar 05 03:33:46 PM PST 24 Mar 05 03:46:07 PM PST 24 14677935952 ps
T2331 /workspace/coverage/cover_reg_top/57.xbar_random_zero_delays.2937241212 Mar 05 03:34:22 PM PST 24 Mar 05 03:35:05 PM PST 24 471160493 ps
T2332 /workspace/coverage/cover_reg_top/86.xbar_access_same_device.2401332827 Mar 05 03:39:34 PM PST 24 Mar 05 03:41:30 PM PST 24 2619396180 ps
T2333 /workspace/coverage/cover_reg_top/9.xbar_stress_all_with_rand_reset.1157247536 Mar 05 03:20:51 PM PST 24 Mar 05 03:27:11 PM PST 24 4007249929 ps
T2334 /workspace/coverage/cover_reg_top/42.xbar_access_same_device.1629447313 Mar 05 03:31:11 PM PST 24 Mar 05 03:32:21 PM PST 24 1546958008 ps
T2335 /workspace/coverage/cover_reg_top/76.xbar_stress_all.227282468 Mar 05 03:38:00 PM PST 24 Mar 05 03:38:35 PM PST 24 363384575 ps
T2336 /workspace/coverage/cover_reg_top/97.xbar_smoke_slow_rsp.2688394670 Mar 05 03:41:29 PM PST 24 Mar 05 03:43:14 PM PST 24 5906984509 ps
T2337 /workspace/coverage/cover_reg_top/22.xbar_same_source.2007603742 Mar 05 03:26:19 PM PST 24 Mar 05 03:26:53 PM PST 24 1126625253 ps
T2338 /workspace/coverage/cover_reg_top/27.xbar_access_same_device_slow_rsp.2402521271 Mar 05 03:27:46 PM PST 24 Mar 05 03:46:27 PM PST 24 64205960821 ps
T2339 /workspace/coverage/cover_reg_top/17.xbar_random_slow_rsp.2501989040 Mar 05 03:24:21 PM PST 24 Mar 05 03:39:46 PM PST 24 54885978056 ps
T2340 /workspace/coverage/cover_reg_top/61.xbar_stress_all_with_rand_reset.235000859 Mar 05 03:35:16 PM PST 24 Mar 05 03:37:57 PM PST 24 2166633106 ps
T2341 /workspace/coverage/cover_reg_top/59.xbar_smoke_zero_delays.877154411 Mar 05 03:34:37 PM PST 24 Mar 05 03:34:44 PM PST 24 49002957 ps
T2342 /workspace/coverage/cover_reg_top/6.xbar_random_large_delays.2644942881 Mar 05 03:19:08 PM PST 24 Mar 05 03:20:43 PM PST 24 9026003887 ps
T2343 /workspace/coverage/cover_reg_top/6.xbar_stress_all_with_rand_reset.2249627550 Mar 05 03:19:20 PM PST 24 Mar 05 03:20:30 PM PST 24 72227263 ps
T2344 /workspace/coverage/cover_reg_top/87.xbar_stress_all.1308208790 Mar 05 03:39:52 PM PST 24 Mar 05 03:43:23 PM PST 24 7041380631 ps
T2345 /workspace/coverage/cover_reg_top/43.xbar_smoke_slow_rsp.3677455865 Mar 05 03:31:29 PM PST 24 Mar 05 03:32:45 PM PST 24 4186422354 ps
T2346 /workspace/coverage/cover_reg_top/85.xbar_random_slow_rsp.1768782569 Mar 05 03:39:22 PM PST 24 Mar 05 03:45:35 PM PST 24 20795730629 ps
T2347 /workspace/coverage/cover_reg_top/44.xbar_smoke_zero_delays.1020822939 Mar 05 03:31:37 PM PST 24 Mar 05 03:31:44 PM PST 24 50852630 ps
T2348 /workspace/coverage/cover_reg_top/96.xbar_stress_all_with_reset_error.3516024056 Mar 05 03:41:28 PM PST 24 Mar 05 03:44:25 PM PST 24 639347824 ps
T2349 /workspace/coverage/cover_reg_top/94.xbar_random_zero_delays.3506058657 Mar 05 03:41:01 PM PST 24 Mar 05 03:41:14 PM PST 24 123401957 ps
T2350 /workspace/coverage/cover_reg_top/43.xbar_stress_all_with_error.1360805177 Mar 05 03:31:35 PM PST 24 Mar 05 03:35:17 PM PST 24 6026529753 ps
T2351 /workspace/coverage/cover_reg_top/97.xbar_error_and_unmapped_addr.1896478576 Mar 05 03:41:37 PM PST 24 Mar 05 03:42:33 PM PST 24 1293152626 ps
T2352 /workspace/coverage/cover_reg_top/28.xbar_unmapped_addr.1056001041 Mar 05 03:28:10 PM PST 24 Mar 05 03:28:35 PM PST 24 196231180 ps
T2353 /workspace/coverage/cover_reg_top/30.xbar_stress_all_with_rand_reset.54870872 Mar 05 03:28:48 PM PST 24 Mar 05 03:30:56 PM PST 24 460931811 ps
T2354 /workspace/coverage/cover_reg_top/90.xbar_smoke.2185958257 Mar 05 03:40:12 PM PST 24 Mar 05 03:40:19 PM PST 24 43285801 ps
T2355 /workspace/coverage/cover_reg_top/34.xbar_stress_all_with_reset_error.1395834232 Mar 05 03:29:40 PM PST 24 Mar 05 03:36:51 PM PST 24 6823975630 ps
T2356 /workspace/coverage/cover_reg_top/16.chip_same_csr_outstanding.659135637 Mar 05 03:23:47 PM PST 24 Mar 05 04:31:20 PM PST 24 28093676863 ps
T2357 /workspace/coverage/cover_reg_top/59.xbar_error_and_unmapped_addr.2181553884 Mar 05 03:34:45 PM PST 24 Mar 05 03:35:07 PM PST 24 415672279 ps
T2358 /workspace/coverage/cover_reg_top/94.xbar_stress_all_with_rand_reset.285553490 Mar 05 03:41:15 PM PST 24 Mar 05 03:55:35 PM PST 24 11076097695 ps
T2359 /workspace/coverage/cover_reg_top/7.xbar_smoke_zero_delays.568109814 Mar 05 03:19:26 PM PST 24 Mar 05 03:19:33 PM PST 24 49438083 ps
T2360 /workspace/coverage/cover_reg_top/10.xbar_stress_all_with_reset_error.1179254609 Mar 05 03:21:11 PM PST 24 Mar 05 03:30:08 PM PST 24 3263883033 ps
T2361 /workspace/coverage/cover_reg_top/16.xbar_random_large_delays.3269694073 Mar 05 03:23:57 PM PST 24 Mar 05 03:26:39 PM PST 24 16873152436 ps
T2362 /workspace/coverage/cover_reg_top/21.chip_tl_errors.491829427 Mar 05 03:25:38 PM PST 24 Mar 05 03:29:16 PM PST 24 3504172215 ps
T2363 /workspace/coverage/cover_reg_top/72.xbar_stress_all_with_error.4060020143 Mar 05 03:37:13 PM PST 24 Mar 05 03:39:40 PM PST 24 4736991356 ps
T2364 /workspace/coverage/cover_reg_top/74.xbar_error_and_unmapped_addr.1317339089 Mar 05 03:37:37 PM PST 24 Mar 05 03:38:03 PM PST 24 277198341 ps
T2365 /workspace/coverage/cover_reg_top/87.xbar_smoke.1994425106 Mar 05 03:39:53 PM PST 24 Mar 05 03:40:01 PM PST 24 215935765 ps
T2366 /workspace/coverage/cover_reg_top/68.xbar_random_large_delays.685490173 Mar 05 03:36:27 PM PST 24 Mar 05 03:54:31 PM PST 24 101761270697 ps
T2367 /workspace/coverage/cover_reg_top/80.xbar_stress_all_with_rand_reset.130615180 Mar 05 03:38:42 PM PST 24 Mar 05 04:02:42 PM PST 24 29013090262 ps
T2368 /workspace/coverage/cover_reg_top/43.xbar_smoke_zero_delays.958833340 Mar 05 03:31:27 PM PST 24 Mar 05 03:31:34 PM PST 24 50383841 ps
T2369 /workspace/coverage/cover_reg_top/24.xbar_error_and_unmapped_addr.2249222383 Mar 05 03:26:54 PM PST 24 Mar 05 03:27:11 PM PST 24 321109662 ps
T2370 /workspace/coverage/cover_reg_top/55.xbar_stress_all_with_error.118590627 Mar 05 03:34:00 PM PST 24 Mar 05 03:36:00 PM PST 24 1669605938 ps
T2371 /workspace/coverage/cover_reg_top/83.xbar_smoke_zero_delays.1469053154 Mar 05 03:39:03 PM PST 24 Mar 05 03:39:11 PM PST 24 48555070 ps
T2372 /workspace/coverage/cover_reg_top/59.xbar_unmapped_addr.756851117 Mar 05 03:34:43 PM PST 24 Mar 05 03:35:09 PM PST 24 465846908 ps
T2373 /workspace/coverage/cover_reg_top/25.xbar_error_random.1851342229 Mar 05 03:27:09 PM PST 24 Mar 05 03:28:13 PM PST 24 1768135651 ps
T2374 /workspace/coverage/cover_reg_top/2.xbar_error_and_unmapped_addr.1414110999 Mar 05 03:16:39 PM PST 24 Mar 05 03:17:28 PM PST 24 1142877129 ps
T2375 /workspace/coverage/cover_reg_top/36.xbar_access_same_device_slow_rsp.428690596 Mar 05 03:30:00 PM PST 24 Mar 05 03:34:40 PM PST 24 16287308155 ps
T2376 /workspace/coverage/cover_reg_top/43.xbar_random_large_delays.3316523247 Mar 05 03:31:28 PM PST 24 Mar 05 03:41:39 PM PST 24 52253857177 ps
T2377 /workspace/coverage/cover_reg_top/30.xbar_smoke_zero_delays.3216151519 Mar 05 03:28:28 PM PST 24 Mar 05 03:28:34 PM PST 24 48985825 ps
T2378 /workspace/coverage/cover_reg_top/29.xbar_error_and_unmapped_addr.1430519717 Mar 05 03:28:17 PM PST 24 Mar 05 03:28:25 PM PST 24 37624732 ps
T2379 /workspace/coverage/cover_reg_top/55.xbar_smoke_zero_delays.509740482 Mar 05 03:33:50 PM PST 24 Mar 05 03:33:57 PM PST 24 43215320 ps
T2380 /workspace/coverage/cover_reg_top/13.chip_csr_rw.276870740 Mar 05 03:22:54 PM PST 24 Mar 05 03:35:00 PM PST 24 5862371255 ps
T2381 /workspace/coverage/cover_reg_top/46.xbar_stress_all.1780468404 Mar 05 03:32:07 PM PST 24 Mar 05 03:43:02 PM PST 24 17694280729 ps
T2382 /workspace/coverage/cover_reg_top/98.xbar_smoke_slow_rsp.649460534 Mar 05 03:41:36 PM PST 24 Mar 05 03:43:22 PM PST 24 6249103402 ps
T2383 /workspace/coverage/cover_reg_top/4.xbar_smoke.1056737257 Mar 05 03:17:56 PM PST 24 Mar 05 03:18:06 PM PST 24 202347058 ps
T2384 /workspace/coverage/cover_reg_top/59.xbar_random_large_delays.3796387473 Mar 05 03:34:36 PM PST 24 Mar 05 03:44:51 PM PST 24 54733216835 ps
T2385 /workspace/coverage/cover_reg_top/78.xbar_stress_all.2737011454 Mar 05 03:38:38 PM PST 24 Mar 05 03:47:11 PM PST 24 13993365239 ps
T2386 /workspace/coverage/cover_reg_top/42.xbar_unmapped_addr.13415680 Mar 05 03:31:19 PM PST 24 Mar 05 03:32:02 PM PST 24 981364200 ps
T2387 /workspace/coverage/cover_reg_top/84.xbar_stress_all_with_reset_error.1167821421 Mar 05 03:39:21 PM PST 24 Mar 05 03:51:11 PM PST 24 13589205251 ps
T2388 /workspace/coverage/cover_reg_top/74.xbar_access_same_device_slow_rsp.4187102709 Mar 05 03:37:37 PM PST 24 Mar 05 03:39:52 PM PST 24 7152490532 ps
T2389 /workspace/coverage/cover_reg_top/0.xbar_stress_all_with_error.2412327636 Mar 05 03:14:51 PM PST 24 Mar 05 03:20:35 PM PST 24 9206027744 ps
T2390 /workspace/coverage/cover_reg_top/22.xbar_random.3042587953 Mar 05 03:26:09 PM PST 24 Mar 05 03:26:34 PM PST 24 558387253 ps
T2391 /workspace/coverage/cover_reg_top/38.xbar_access_same_device.1271058444 Mar 05 03:30:26 PM PST 24 Mar 05 03:31:46 PM PST 24 1756908894 ps
T2392 /workspace/coverage/cover_reg_top/68.xbar_same_source.469778164 Mar 05 03:36:31 PM PST 24 Mar 05 03:36:53 PM PST 24 269525623 ps
T2393 /workspace/coverage/cover_reg_top/2.xbar_smoke_slow_rsp.3608116548 Mar 05 03:16:21 PM PST 24 Mar 05 03:17:13 PM PST 24 3265321761 ps
T2394 /workspace/coverage/cover_reg_top/13.xbar_random_zero_delays.1908756470 Mar 05 03:22:31 PM PST 24 Mar 05 03:22:49 PM PST 24 186264159 ps
T2395 /workspace/coverage/cover_reg_top/55.xbar_access_same_device_slow_rsp.2556789876 Mar 05 03:33:57 PM PST 24 Mar 05 04:20:34 PM PST 24 150233944254 ps
T2396 /workspace/coverage/cover_reg_top/29.xbar_access_same_device_slow_rsp.1004027522 Mar 05 03:28:18 PM PST 24 Mar 05 03:45:18 PM PST 24 57503832684 ps
T2397 /workspace/coverage/cover_reg_top/14.xbar_random_slow_rsp.1882577949 Mar 05 03:23:06 PM PST 24 Mar 05 03:41:34 PM PST 24 60244848740 ps
T2398 /workspace/coverage/cover_reg_top/81.xbar_error_and_unmapped_addr.2096893656 Mar 05 03:38:46 PM PST 24 Mar 05 03:39:11 PM PST 24 555465669 ps
T2399 /workspace/coverage/cover_reg_top/97.xbar_error_random.3363151382 Mar 05 03:41:35 PM PST 24 Mar 05 03:42:07 PM PST 24 330462249 ps
T2400 /workspace/coverage/cover_reg_top/28.xbar_smoke_zero_delays.4035380179 Mar 05 03:28:01 PM PST 24 Mar 05 03:28:07 PM PST 24 41083950 ps
T2401 /workspace/coverage/cover_reg_top/81.xbar_stress_all.2379656852 Mar 05 03:38:49 PM PST 24 Mar 05 03:41:48 PM PST 24 5047298295 ps
T2402 /workspace/coverage/cover_reg_top/85.xbar_access_same_device.3804465682 Mar 05 03:39:29 PM PST 24 Mar 05 03:40:38 PM PST 24 1645654143 ps
T2403 /workspace/coverage/cover_reg_top/6.xbar_stress_all.1709844229 Mar 05 03:19:12 PM PST 24 Mar 05 03:23:29 PM PST 24 3165701089 ps
T2404 /workspace/coverage/cover_reg_top/96.xbar_smoke_zero_delays.2162824722 Mar 05 03:41:23 PM PST 24 Mar 05 03:41:29 PM PST 24 42693884 ps
T2405 /workspace/coverage/cover_reg_top/25.xbar_smoke_slow_rsp.3407342292 Mar 05 03:27:02 PM PST 24 Mar 05 03:28:36 PM PST 24 5267355418 ps
T2406 /workspace/coverage/cover_reg_top/62.xbar_random_slow_rsp.2556430203 Mar 05 03:35:24 PM PST 24 Mar 05 03:53:06 PM PST 24 53128484267 ps
T2407 /workspace/coverage/cover_reg_top/49.xbar_random_slow_rsp.3469149265 Mar 05 03:32:40 PM PST 24 Mar 05 03:45:31 PM PST 24 40360445221 ps
T2408 /workspace/coverage/cover_reg_top/52.xbar_smoke.122680127 Mar 05 03:33:12 PM PST 24 Mar 05 03:33:18 PM PST 24 46040644 ps
T2409 /workspace/coverage/cover_reg_top/32.xbar_random_zero_delays.2248336008 Mar 05 03:29:06 PM PST 24 Mar 05 03:29:14 PM PST 24 60260446 ps
T2410 /workspace/coverage/cover_reg_top/82.xbar_stress_all.1516072995 Mar 05 03:38:56 PM PST 24 Mar 05 03:43:14 PM PST 24 7470355350 ps
T2411 /workspace/coverage/cover_reg_top/2.xbar_smoke_zero_delays.3488714457 Mar 05 03:16:23 PM PST 24 Mar 05 03:16:29 PM PST 24 46898890 ps
T2412 /workspace/coverage/cover_reg_top/77.xbar_same_source.539366332 Mar 05 03:38:06 PM PST 24 Mar 05 03:38:59 PM PST 24 1816586873 ps
T2413 /workspace/coverage/cover_reg_top/4.xbar_access_same_device_slow_rsp.3776351191 Mar 05 03:18:12 PM PST 24 Mar 05 03:23:53 PM PST 24 19014816694 ps
T2414 /workspace/coverage/cover_reg_top/58.xbar_random_large_delays.2898664262 Mar 05 03:34:30 PM PST 24 Mar 05 03:57:59 PM PST 24 109769356074 ps
T2415 /workspace/coverage/cover_reg_top/1.xbar_error_random.106405495 Mar 05 03:15:44 PM PST 24 Mar 05 03:16:31 PM PST 24 1473874618 ps
T2416 /workspace/coverage/cover_reg_top/64.xbar_random_slow_rsp.2490358690 Mar 05 03:35:47 PM PST 24 Mar 05 03:39:02 PM PST 24 10077439999 ps
T2417 /workspace/coverage/cover_reg_top/5.chip_csr_rw.1633316972 Mar 05 03:18:53 PM PST 24 Mar 05 03:29:12 PM PST 24 6083306137 ps
T2418 /workspace/coverage/cover_reg_top/49.xbar_stress_all_with_reset_error.2649126700 Mar 05 03:32:47 PM PST 24 Mar 05 03:36:02 PM PST 24 1531493882 ps
T2419 /workspace/coverage/cover_reg_top/14.xbar_random_zero_delays.746164644 Mar 05 03:23:07 PM PST 24 Mar 05 03:23:14 PM PST 24 38282237 ps
T2420 /workspace/coverage/cover_reg_top/33.xbar_random.1782663469 Mar 05 03:29:14 PM PST 24 Mar 05 03:29:27 PM PST 24 296645848 ps
T2421 /workspace/coverage/cover_reg_top/90.xbar_access_same_device_slow_rsp.1766235983 Mar 05 03:40:15 PM PST 24 Mar 05 04:24:08 PM PST 24 129929303788 ps
T2422 /workspace/coverage/cover_reg_top/1.xbar_stress_all_with_reset_error.3441307851 Mar 05 03:15:46 PM PST 24 Mar 05 03:16:57 PM PST 24 154977846 ps
T2423 /workspace/coverage/cover_reg_top/49.xbar_smoke_zero_delays.758201813 Mar 05 03:32:49 PM PST 24 Mar 05 03:32:54 PM PST 24 39744400 ps
T2424 /workspace/coverage/cover_reg_top/54.xbar_random_zero_delays.4011589894 Mar 05 03:33:42 PM PST 24 Mar 05 03:34:33 PM PST 24 604389497 ps
T2425 /workspace/coverage/cover_reg_top/10.xbar_smoke_large_delays.1289505902 Mar 05 03:20:55 PM PST 24 Mar 05 03:22:22 PM PST 24 8548238185 ps
T2426 /workspace/coverage/cover_reg_top/17.xbar_smoke.511362013 Mar 05 03:24:21 PM PST 24 Mar 05 03:24:31 PM PST 24 224077014 ps
T2427 /workspace/coverage/cover_reg_top/52.xbar_smoke_large_delays.3185001280 Mar 05 03:33:11 PM PST 24 Mar 05 03:34:39 PM PST 24 8407790955 ps
T2428 /workspace/coverage/cover_reg_top/85.xbar_smoke_large_delays.1425863504 Mar 05 03:39:20 PM PST 24 Mar 05 03:40:52 PM PST 24 8078412258 ps
T2429 /workspace/coverage/cover_reg_top/50.xbar_stress_all_with_rand_reset.2342704823 Mar 05 03:33:07 PM PST 24 Mar 05 03:39:05 PM PST 24 2938706732 ps
T2430 /workspace/coverage/cover_reg_top/7.xbar_same_source.4176485877 Mar 05 03:19:36 PM PST 24 Mar 05 03:20:55 PM PST 24 2314392726 ps
T2431 /workspace/coverage/cover_reg_top/12.xbar_stress_all_with_error.2304988138 Mar 05 03:22:17 PM PST 24 Mar 05 03:22:40 PM PST 24 244932101 ps
T2432 /workspace/coverage/cover_reg_top/78.xbar_smoke_zero_delays.1502025935 Mar 05 03:38:14 PM PST 24 Mar 05 03:38:20 PM PST 24 46029080 ps
T2433 /workspace/coverage/cover_reg_top/13.xbar_stress_all_with_error.2994537880 Mar 05 03:22:45 PM PST 24 Mar 05 03:27:16 PM PST 24 3211842475 ps
T2434 /workspace/coverage/cover_reg_top/88.xbar_error_random.2998949532 Mar 05 03:39:58 PM PST 24 Mar 05 03:40:15 PM PST 24 349961610 ps
T2435 /workspace/coverage/cover_reg_top/38.xbar_access_same_device_slow_rsp.389701497 Mar 05 03:30:25 PM PST 24 Mar 05 03:36:30 PM PST 24 20409177301 ps
T2436 /workspace/coverage/cover_reg_top/54.xbar_random.1358275587 Mar 05 03:33:40 PM PST 24 Mar 05 03:34:17 PM PST 24 401280012 ps
T2437 /workspace/coverage/cover_reg_top/45.xbar_smoke_zero_delays.1388421125 Mar 05 03:31:43 PM PST 24 Mar 05 03:31:50 PM PST 24 53124002 ps
T2438 /workspace/coverage/cover_reg_top/17.chip_tl_errors.1722296671 Mar 05 03:24:10 PM PST 24 Mar 05 03:29:14 PM PST 24 4605645000 ps
T2439 /workspace/coverage/cover_reg_top/88.xbar_stress_all_with_error.3754174603 Mar 05 03:40:08 PM PST 24 Mar 05 03:42:40 PM PST 24 4164182561 ps
T2440 /workspace/coverage/cover_reg_top/61.xbar_error_and_unmapped_addr.3958378967 Mar 05 03:35:15 PM PST 24 Mar 05 03:36:10 PM PST 24 1209523468 ps
T2441 /workspace/coverage/cover_reg_top/36.xbar_same_source.2357584240 Mar 05 03:30:06 PM PST 24 Mar 05 03:30:26 PM PST 24 635306428 ps
T2442 /workspace/coverage/cover_reg_top/47.xbar_smoke_zero_delays.2804969506 Mar 05 03:32:08 PM PST 24 Mar 05 03:32:14 PM PST 24 35398810 ps
T2443 /workspace/coverage/cover_reg_top/12.xbar_random_zero_delays.2223508042 Mar 05 03:22:09 PM PST 24 Mar 05 03:22:25 PM PST 24 143866083 ps
T2444 /workspace/coverage/cover_reg_top/74.xbar_smoke_zero_delays.2251847765 Mar 05 03:37:32 PM PST 24 Mar 05 03:37:40 PM PST 24 57756568 ps
T2445 /workspace/coverage/cover_reg_top/64.xbar_smoke.1561745021 Mar 05 03:35:44 PM PST 24 Mar 05 03:35:55 PM PST 24 273452152 ps
T2446 /workspace/coverage/cover_reg_top/1.xbar_smoke.2830721079 Mar 05 03:15:25 PM PST 24 Mar 05 03:15:31 PM PST 24 35880980 ps
T2447 /workspace/coverage/cover_reg_top/32.xbar_stress_all_with_rand_reset.3222957033 Mar 05 03:29:05 PM PST 24 Mar 05 03:36:38 PM PST 24 5313427055 ps
T412 /workspace/coverage/cover_reg_top/9.chip_same_csr_outstanding.2204953453 Mar 05 03:20:27 PM PST 24 Mar 05 03:56:29 PM PST 24 17639186264 ps
T2448 /workspace/coverage/cover_reg_top/88.xbar_smoke_zero_delays.4172073638 Mar 05 03:39:51 PM PST 24 Mar 05 03:39:58 PM PST 24 45716123 ps
T2449 /workspace/coverage/cover_reg_top/2.chip_csr_hw_reset.2158025010 Mar 05 03:16:55 PM PST 24 Mar 05 03:23:04 PM PST 24 5367019586 ps
T2450 /workspace/coverage/cover_reg_top/88.xbar_smoke.4197639997 Mar 05 03:39:53 PM PST 24 Mar 05 03:40:02 PM PST 24 219143945 ps
T2451 /workspace/coverage/cover_reg_top/69.xbar_random.1157227864 Mar 05 03:36:34 PM PST 24 Mar 05 03:36:52 PM PST 24 450535899 ps
T2452 /workspace/coverage/cover_reg_top/81.xbar_error_random.2318809702 Mar 05 03:38:47 PM PST 24 Mar 05 03:39:44 PM PST 24 1395076914 ps
T2453 /workspace/coverage/cover_reg_top/57.xbar_smoke_slow_rsp.3145934454 Mar 05 03:34:15 PM PST 24 Mar 05 03:35:51 PM PST 24 5401738492 ps
T2454 /workspace/coverage/cover_reg_top/66.xbar_smoke_large_delays.201505518 Mar 05 03:36:10 PM PST 24 Mar 05 03:38:01 PM PST 24 10031533407 ps
T2455 /workspace/coverage/cover_reg_top/26.xbar_random_large_delays.126002319 Mar 05 03:27:26 PM PST 24 Mar 05 03:32:47 PM PST 24 26756304626 ps
T2456 /workspace/coverage/cover_reg_top/89.xbar_stress_all.3440182699 Mar 05 03:40:03 PM PST 24 Mar 05 03:42:43 PM PST 24 4430954488 ps
T2457 /workspace/coverage/cover_reg_top/39.xbar_access_same_device_slow_rsp.1009671412 Mar 05 03:30:47 PM PST 24 Mar 05 03:33:42 PM PST 24 11042846534 ps
T2458 /workspace/coverage/cover_reg_top/56.xbar_access_same_device.1839467659 Mar 05 03:34:06 PM PST 24 Mar 05 03:34:51 PM PST 24 1091559526 ps
T2459 /workspace/coverage/cover_reg_top/21.xbar_stress_all_with_reset_error.603954374 Mar 05 03:26:00 PM PST 24 Mar 05 03:27:42 PM PST 24 142139202 ps
T2460 /workspace/coverage/cover_reg_top/12.xbar_error_random.2498881394 Mar 05 03:22:16 PM PST 24 Mar 05 03:22:38 PM PST 24 254087629 ps
T2461 /workspace/coverage/cover_reg_top/19.xbar_stress_all_with_error.1418549939 Mar 05 03:25:11 PM PST 24 Mar 05 03:32:36 PM PST 24 11496138194 ps
T2462 /workspace/coverage/cover_reg_top/72.xbar_error_random.2498320769 Mar 05 03:37:12 PM PST 24 Mar 05 03:37:31 PM PST 24 211520520 ps
T2463 /workspace/coverage/cover_reg_top/52.xbar_random_large_delays.3672142649 Mar 05 03:33:20 PM PST 24 Mar 05 03:51:44 PM PST 24 107946739768 ps
T2464 /workspace/coverage/cover_reg_top/66.xbar_stress_all_with_reset_error.1252516295 Mar 05 03:36:11 PM PST 24 Mar 05 03:43:20 PM PST 24 6718257903 ps
T2465 /workspace/coverage/cover_reg_top/90.xbar_random.1266623619 Mar 05 03:40:21 PM PST 24 Mar 05 03:40:40 PM PST 24 167533339 ps
T2466 /workspace/coverage/cover_reg_top/53.xbar_error_and_unmapped_addr.2109899906 Mar 05 03:33:42 PM PST 24 Mar 05 03:33:57 PM PST 24 337852868 ps
T2467 /workspace/coverage/cover_reg_top/74.xbar_random_zero_delays.4279428574 Mar 05 03:37:37 PM PST 24 Mar 05 03:37:46 PM PST 24 65685684 ps
T2468 /workspace/coverage/cover_reg_top/3.xbar_smoke_large_delays.217451143 Mar 05 03:17:18 PM PST 24 Mar 05 03:19:12 PM PST 24 10746661101 ps
T2469 /workspace/coverage/cover_reg_top/99.xbar_random_zero_delays.2542221832 Mar 05 03:41:49 PM PST 24 Mar 05 03:42:30 PM PST 24 469259316 ps
T2470 /workspace/coverage/cover_reg_top/27.xbar_random_slow_rsp.1631282525 Mar 05 03:27:45 PM PST 24 Mar 05 03:28:54 PM PST 24 4192598084 ps
T2471 /workspace/coverage/cover_reg_top/73.xbar_error_and_unmapped_addr.1636677251 Mar 05 03:37:28 PM PST 24 Mar 05 03:38:04 PM PST 24 888413972 ps
T2472 /workspace/coverage/cover_reg_top/61.xbar_error_random.1625512471 Mar 05 03:35:16 PM PST 24 Mar 05 03:36:32 PM PST 24 1993901118 ps
T2473 /workspace/coverage/cover_reg_top/48.xbar_random_large_delays.1829679261 Mar 05 03:32:35 PM PST 24 Mar 05 03:33:49 PM PST 24 6554396233 ps
T2474 /workspace/coverage/cover_reg_top/61.xbar_smoke_large_delays.3615663771 Mar 05 03:35:08 PM PST 24 Mar 05 03:37:00 PM PST 24 10086302405 ps
T2475 /workspace/coverage/cover_reg_top/45.xbar_error_and_unmapped_addr.2317431975 Mar 05 03:31:52 PM PST 24 Mar 05 03:32:29 PM PST 24 813821687 ps
T2476 /workspace/coverage/cover_reg_top/50.xbar_access_same_device.2003731922 Mar 05 03:32:58 PM PST 24 Mar 05 03:35:01 PM PST 24 3197924878 ps
T2477 /workspace/coverage/cover_reg_top/73.xbar_smoke.4036723159 Mar 05 03:37:16 PM PST 24 Mar 05 03:37:26 PM PST 24 191420977 ps
T2478 /workspace/coverage/cover_reg_top/8.chip_same_csr_outstanding.489928227 Mar 05 03:19:50 PM PST 24 Mar 05 03:49:50 PM PST 24 15633129940 ps
T2479 /workspace/coverage/cover_reg_top/85.xbar_stress_all_with_rand_reset.503196325 Mar 05 03:39:27 PM PST 24 Mar 05 03:41:31 PM PST 24 269187865 ps
T2480 /workspace/coverage/cover_reg_top/91.xbar_smoke_large_delays.2696943107 Mar 05 03:40:21 PM PST 24 Mar 05 03:42:01 PM PST 24 9368476010 ps
T2481 /workspace/coverage/cover_reg_top/53.xbar_stress_all.39918983 Mar 05 03:33:42 PM PST 24 Mar 05 03:36:42 PM PST 24 5768729286 ps
T2482 /workspace/coverage/cover_reg_top/0.xbar_access_same_device_slow_rsp.3905426062 Mar 05 03:14:42 PM PST 24 Mar 05 03:40:48 PM PST 24 84304723411 ps
T2483 /workspace/coverage/cover_reg_top/3.xbar_stress_all_with_reset_error.1230506259 Mar 05 03:17:42 PM PST 24 Mar 05 03:25:02 PM PST 24 7755346099 ps
T2484 /workspace/coverage/cover_reg_top/32.xbar_smoke_zero_delays.2382889561 Mar 05 03:29:06 PM PST 24 Mar 05 03:29:13 PM PST 24 52715502 ps
T2485 /workspace/coverage/cover_reg_top/19.xbar_smoke.4194136310 Mar 05 03:24:56 PM PST 24 Mar 05 03:25:06 PM PST 24 221308572 ps
T2486 /workspace/coverage/cover_reg_top/33.xbar_stress_all_with_reset_error.2260416464 Mar 05 03:29:32 PM PST 24 Mar 05 03:34:40 PM PST 24 1850467234 ps
T2487 /workspace/coverage/cover_reg_top/22.xbar_unmapped_addr.4201382169 Mar 05 03:26:25 PM PST 24 Mar 05 03:26:49 PM PST 24 447215720 ps
T2488 /workspace/coverage/cover_reg_top/27.xbar_smoke.1029160956 Mar 05 03:27:42 PM PST 24 Mar 05 03:27:51 PM PST 24 190432773 ps
T2489 /workspace/coverage/cover_reg_top/90.xbar_stress_all_with_reset_error.4049116450 Mar 05 03:40:22 PM PST 24 Mar 05 03:40:50 PM PST 24 110528479 ps
T2490 /workspace/coverage/cover_reg_top/94.xbar_random_large_delays.1058388992 Mar 05 03:41:07 PM PST 24 Mar 05 03:46:09 PM PST 24 24103556063 ps
T2491 /workspace/coverage/cover_reg_top/97.xbar_same_source.423977876 Mar 05 03:41:34 PM PST 24 Mar 05 03:41:43 PM PST 24 83723979 ps
T2492 /workspace/coverage/cover_reg_top/46.xbar_random_large_delays.4009967091 Mar 05 03:32:02 PM PST 24 Mar 05 03:33:18 PM PST 24 6568277882 ps
T2493 /workspace/coverage/cover_reg_top/20.xbar_random_slow_rsp.3054775358 Mar 05 03:25:31 PM PST 24 Mar 05 03:39:31 PM PST 24 49422895135 ps
T2494 /workspace/coverage/cover_reg_top/8.xbar_random_large_delays.1779920564 Mar 05 03:20:07 PM PST 24 Mar 05 03:33:57 PM PST 24 76473008841 ps
T2495 /workspace/coverage/cover_reg_top/29.xbar_access_same_device.3654794503 Mar 05 03:28:15 PM PST 24 Mar 05 03:28:37 PM PST 24 442259704 ps
T2496 /workspace/coverage/cover_reg_top/56.xbar_random_large_delays.3263642155 Mar 05 03:34:05 PM PST 24 Mar 05 03:53:45 PM PST 24 103144356544 ps
T2497 /workspace/coverage/cover_reg_top/76.xbar_smoke_slow_rsp.3557390942 Mar 05 03:37:52 PM PST 24 Mar 05 03:39:22 PM PST 24 5274394069 ps
T2498 /workspace/coverage/cover_reg_top/87.xbar_smoke_zero_delays.2207018141 Mar 05 03:40:05 PM PST 24 Mar 05 03:40:11 PM PST 24 43130922 ps
T2499 /workspace/coverage/cover_reg_top/95.xbar_random_large_delays.699005558 Mar 05 03:41:10 PM PST 24 Mar 05 04:02:59 PM PST 24 109260916547 ps
T2500 /workspace/coverage/cover_reg_top/34.xbar_random_large_delays.4073119671 Mar 05 03:29:32 PM PST 24 Mar 05 03:30:33 PM PST 24 5809802158 ps
T2501 /workspace/coverage/cover_reg_top/96.xbar_error_and_unmapped_addr.2471906810 Mar 05 03:41:30 PM PST 24 Mar 05 03:42:24 PM PST 24 1382670435 ps
T2502 /workspace/coverage/cover_reg_top/41.xbar_error_random.1140074010 Mar 05 03:31:09 PM PST 24 Mar 05 03:32:29 PM PST 24 2325979539 ps
T2503 /workspace/coverage/cover_reg_top/25.xbar_unmapped_addr.2335964112 Mar 05 03:27:12 PM PST 24 Mar 05 03:27:23 PM PST 24 207904575 ps
T2504 /workspace/coverage/cover_reg_top/89.xbar_error_random.2395744682 Mar 05 03:40:10 PM PST 24 Mar 05 03:41:07 PM PST 24 1922426485 ps
T2505 /workspace/coverage/cover_reg_top/0.chip_csr_rw.1129753291 Mar 05 03:15:00 PM PST 24 Mar 05 03:23:57 PM PST 24 6149164475 ps
T2506 /workspace/coverage/cover_reg_top/1.xbar_access_same_device.1890561736 Mar 05 03:15:37 PM PST 24 Mar 05 03:17:03 PM PST 24 1062708320 ps
T2507 /workspace/coverage/cover_reg_top/9.xbar_random.3874184779 Mar 05 03:20:36 PM PST 24 Mar 05 03:21:22 PM PST 24 1396843837 ps
T2508 /workspace/coverage/cover_reg_top/84.xbar_smoke_zero_delays.1665914127 Mar 05 03:39:11 PM PST 24 Mar 05 03:39:19 PM PST 24 49053480 ps
T2509 /workspace/coverage/cover_reg_top/84.xbar_smoke.165236606 Mar 05 03:39:11 PM PST 24 Mar 05 03:39:19 PM PST 24 192529048 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%