Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.36 98.21 96.00 97.44 94.92 98.38 98.21 98.37


Total test records in report: 3808
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html | tests41.html | tests42.html | tests43.html | tests44.html | tests45.html | tests46.html | tests47.html | tests48.html | tests49.html | tests50.html | tests51.html | tests52.html | tests53.html | tests54.html | tests55.html | tests56.html | tests57.html | tests58.html | tests59.html | tests60.html | tests61.html | tests62.html | tests63.html | tests64.html | tests65.html | tests66.html | tests67.html | tests68.html | tests69.html | tests70.html | tests71.html | tests72.html | tests73.html | tests74.html | tests75.html | tests76.html | tests77.html | tests78.html | tests79.html | tests80.html
T1746 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_data_toggle_clear.3964464227 Oct 15 12:59:42 AM UTC 24 Oct 15 12:59:44 AM UTC 24 305495178 ps
T1747 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_av_buffer.2955338864 Oct 15 12:59:42 AM UTC 24 Oct 15 12:59:44 AM UTC 24 202688571 ps
T1748 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_enable.2326115162 Oct 15 12:59:44 AM UTC 24 Oct 15 12:59:46 AM UTC 24 47472036 ps
T1749 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_data_toggle_restore.3567428911 Oct 15 12:59:42 AM UTC 24 Oct 15 12:59:46 AM UTC 24 945309666 ps
T1750 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_disconnected.4052219813 Oct 15 12:59:44 AM UTC 24 Oct 15 12:59:46 AM UTC 24 163997231 ps
T1751 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_disable_endpoint.2050192839 Oct 15 12:59:44 AM UTC 24 Oct 15 12:59:47 AM UTC 24 709261197 ps
T349 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_fifo_levels.2305930998 Oct 15 01:00:00 AM UTC 24 Oct 15 01:00:02 AM UTC 24 144333589 ps
T1752 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/21.usbdev_aon_wake_resume.3894309516 Oct 15 12:58:59 AM UTC 24 Oct 15 12:59:47 AM UTC 24 30078218108 ps
T1753 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_link_in_err.4129038673 Oct 15 12:59:46 AM UTC 24 Oct 15 12:59:48 AM UTC 24 272829893 ps
T1754 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_in_stall.1486000036 Oct 15 12:59:45 AM UTC 24 Oct 15 12:59:48 AM UTC 24 198661785 ps
T273 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_fifo_levels.2565120283 Oct 15 12:59:45 AM UTC 24 Oct 15 12:59:48 AM UTC 24 296078967 ps
T1755 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_in_trans.4221730716 Oct 15 12:59:45 AM UTC 24 Oct 15 12:59:48 AM UTC 24 220330038 ps
T1756 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_in_iso.2955591447 Oct 15 12:59:45 AM UTC 24 Oct 15 12:59:48 AM UTC 24 232238075 ps
T1757 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/23.usbdev_link_suspend.2155533586 Oct 15 12:59:32 AM UTC 24 Oct 15 12:59:48 AM UTC 24 9721016251 ps
T1758 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_fifo_rst.2894158329 Oct 15 12:59:45 AM UTC 24 Oct 15 12:59:49 AM UTC 24 197604630 ps
T1759 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/20.usbdev_iso_retraction.1528837798 Oct 15 12:58:46 AM UTC 24 Oct 15 12:59:49 AM UTC 24 8763875342 ps
T370 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_endpoint_types.749974365 Oct 15 12:59:45 AM UTC 24 Oct 15 12:59:49 AM UTC 24 695423663 ps
T1760 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/22.usbdev_max_non_iso_usb_traffic.1309942300 Oct 15 12:59:18 AM UTC 24 Oct 15 12:59:50 AM UTC 24 2917506519 ps
T1761 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/20.usbdev_link_resume.3010406048 Oct 15 12:58:48 AM UTC 24 Oct 15 12:59:50 AM UTC 24 33613701118 ps
T1762 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/22.usbdev_pkt_buffer.4137219433 Oct 15 12:59:21 AM UTC 24 Oct 15 12:59:51 AM UTC 24 10086336203 ps
T1763 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_max_length_in_transaction.1526988424 Oct 15 12:59:48 AM UTC 24 Oct 15 12:59:51 AM UTC 24 239000796 ps
T1764 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_endpoint_access.3537705489 Oct 15 12:59:45 AM UTC 24 Oct 15 12:59:51 AM UTC 24 904470703 ps
T1765 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_max_length_out_transaction.4172144423 Oct 15 12:59:48 AM UTC 24 Oct 15 12:59:51 AM UTC 24 187299042 ps
T1766 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/23.usbdev_aon_wake_reset.2491140465 Oct 15 12:59:26 AM UTC 24 Oct 15 12:59:51 AM UTC 24 14053392816 ps
T1767 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_device_timeout.2361595837 Oct 15 12:59:43 AM UTC 24 Oct 15 12:59:52 AM UTC 24 418044734 ps
T1768 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_nak_trans.1152638024 Oct 15 12:59:50 AM UTC 24 Oct 15 12:59:53 AM UTC 24 201807040 ps
T1769 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_min_length_in_transaction.904178263 Oct 15 12:59:50 AM UTC 24 Oct 15 12:59:53 AM UTC 24 156443498 ps
T1770 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_out_stall.2261170496 Oct 15 12:59:50 AM UTC 24 Oct 15 12:59:53 AM UTC 24 173765846 ps
T1771 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_pending_in_trans.3890073470 Oct 15 12:59:51 AM UTC 24 Oct 15 12:59:53 AM UTC 24 146476089 ps
T1772 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_min_length_out_transaction.1501758427 Oct 15 12:59:50 AM UTC 24 Oct 15 12:59:53 AM UTC 24 144958852 ps
T1773 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_out_trans_nak.3765154412 Oct 15 12:59:51 AM UTC 24 Oct 15 12:59:53 AM UTC 24 162254679 ps
T1774 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_out_iso.694378677 Oct 15 12:59:50 AM UTC 24 Oct 15 12:59:53 AM UTC 24 187778421 ps
T1775 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/22.usbdev_timeout_missing_host_handshake.1119391986 Oct 15 12:59:13 AM UTC 24 Oct 15 12:59:53 AM UTC 24 1702120977 ps
T1776 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/23.usbdev_max_non_iso_usb_traffic.2535623611 Oct 15 12:59:34 AM UTC 24 Oct 15 12:59:54 AM UTC 24 1881705354 ps
T1777 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/18.usbdev_low_speed_traffic.372416867 Oct 15 12:58:14 AM UTC 24 Oct 15 12:59:54 AM UTC 24 3786007535 ps
T1778 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_phy_pins_sense.1005525860 Oct 15 12:59:52 AM UTC 24 Oct 15 12:59:54 AM UTC 24 39307179 ps
T1779 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_phy_config_usb_ref_disable.2958916066 Oct 15 12:59:52 AM UTC 24 Oct 15 12:59:54 AM UTC 24 147936492 ps
T1780 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/22.usbdev_aon_wake_resume.3347555221 Oct 15 12:59:12 AM UTC 24 Oct 15 12:59:54 AM UTC 24 29757695668 ps
T1781 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_random_length_in_transaction.242562058 Oct 15 12:59:52 AM UTC 24 Oct 15 12:59:55 AM UTC 24 188296620 ps
T1782 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_pkt_received.608372685 Oct 15 12:59:52 AM UTC 24 Oct 15 12:59:55 AM UTC 24 196528300 ps
T1783 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_phy_config_pinflip.1733937073 Oct 15 12:59:52 AM UTC 24 Oct 15 12:59:55 AM UTC 24 218393564 ps
T1784 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/22.usbdev_invalid_sync.1126288384 Oct 15 12:59:15 AM UTC 24 Oct 15 12:59:55 AM UTC 24 5094267261 ps
T1785 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_pkt_sent.2035135165 Oct 15 12:59:52 AM UTC 24 Oct 15 12:59:55 AM UTC 24 236095944 ps
T1786 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/21.usbdev_link_resume.4032522025 Oct 15 12:59:03 AM UTC 24 Oct 15 12:59:55 AM UTC 24 29163233095 ps
T1787 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/23.usbdev_low_speed_traffic.966688224 Oct 15 12:59:32 AM UTC 24 Oct 15 12:59:56 AM UTC 24 2909131363 ps
T1788 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_setup_trans_ignored.4134760064 Oct 15 12:59:54 AM UTC 24 Oct 15 12:59:56 AM UTC 24 153171884 ps
T1789 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_setup_stage.1950039790 Oct 15 12:59:54 AM UTC 24 Oct 15 12:59:56 AM UTC 24 158688268 ps
T1790 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_random_length_out_transaction.2788075598 Oct 15 12:59:54 AM UTC 24 Oct 15 12:59:56 AM UTC 24 168147417 ps
T1791 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_rx_crc_err.2592332425 Oct 15 12:59:54 AM UTC 24 Oct 15 12:59:56 AM UTC 24 140419989 ps
T1792 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_rx_full.2846637182 Oct 15 12:59:54 AM UTC 24 Oct 15 12:59:56 AM UTC 24 285630262 ps
T1793 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_stall_priority_over_nak.909078183 Oct 15 12:59:54 AM UTC 24 Oct 15 12:59:56 AM UTC 24 169296188 ps
T1794 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_smoke.2173112972 Oct 15 12:59:54 AM UTC 24 Oct 15 12:59:56 AM UTC 24 175533242 ps
T1795 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/21.usbdev_pkt_buffer.1848176678 Oct 15 12:59:08 AM UTC 24 Oct 15 12:59:57 AM UTC 24 16812326584 ps
T1796 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_link_suspend.2903942657 Oct 15 12:59:47 AM UTC 24 Oct 15 12:59:57 AM UTC 24 5713441471 ps
T1797 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/23.usbdev_max_inter_pkt_delay.1035720848 Oct 15 12:59:34 AM UTC 24 Oct 15 01:00:02 AM UTC 24 2697235106 ps
T1798 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/23.usbdev_timeout_missing_host_handshake.3065904901 Oct 15 12:59:27 AM UTC 24 Oct 15 12:59:58 AM UTC 24 1315694015 ps
T1799 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_alert_test.1082056274 Oct 15 12:59:56 AM UTC 24 Oct 15 12:59:58 AM UTC 24 70617387 ps
T1800 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_stall_trans.3602196053 Oct 15 12:59:56 AM UTC 24 Oct 15 12:59:58 AM UTC 24 167521749 ps
T1801 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_stream_len_max.989927962 Oct 15 12:59:56 AM UTC 24 Oct 15 12:59:58 AM UTC 24 377589058 ps
T1802 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_bitstuff_err.523967160 Oct 15 12:59:56 AM UTC 24 Oct 15 12:59:58 AM UTC 24 164419906 ps
T1803 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_av_buffer.4101524813 Oct 15 12:59:56 AM UTC 24 Oct 15 12:59:58 AM UTC 24 167530275 ps
T1804 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_tx_rx_disruption.2668371368 Oct 15 12:59:56 AM UTC 24 Oct 15 12:59:59 AM UTC 24 561265628 ps
T1805 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_data_toggle_clear.844151122 Oct 15 12:59:56 AM UTC 24 Oct 15 12:59:59 AM UTC 24 393939335 ps
T1806 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_disconnected.60717326 Oct 15 12:59:58 AM UTC 24 Oct 15 01:00:00 AM UTC 24 137798255 ps
T1807 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_enable.880611117 Oct 15 12:59:58 AM UTC 24 Oct 15 01:00:00 AM UTC 24 29756271 ps
T409 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_endpoint_types.748146330 Oct 15 12:59:58 AM UTC 24 Oct 15 01:00:01 AM UTC 24 299210090 ps
T1808 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_aon_wake_disconnect.1380918013 Oct 15 12:59:42 AM UTC 24 Oct 15 01:00:01 AM UTC 24 10442479808 ps
T1809 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_data_toggle_restore.601776085 Oct 15 12:59:58 AM UTC 24 Oct 15 01:00:01 AM UTC 24 624040952 ps
T1810 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_in_stall.2871290772 Oct 15 01:00:00 AM UTC 24 Oct 15 01:00:02 AM UTC 24 143311208 ps
T1811 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_disable_endpoint.4129116784 Oct 15 12:59:58 AM UTC 24 Oct 15 01:00:02 AM UTC 24 923221820 ps
T1812 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_link_in_err.1405558717 Oct 15 01:00:00 AM UTC 24 Oct 15 01:00:03 AM UTC 24 233003125 ps
T1813 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_in_trans.3377337704 Oct 15 01:00:00 AM UTC 24 Oct 15 01:00:03 AM UTC 24 217115452 ps
T1814 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_endpoint_access.4217714489 Oct 15 12:59:58 AM UTC 24 Oct 15 01:00:03 AM UTC 24 776268077 ps
T1815 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_fifo_rst.2283909019 Oct 15 01:00:00 AM UTC 24 Oct 15 01:00:03 AM UTC 24 260574961 ps
T1816 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/18.usbdev_max_inter_pkt_delay.3459174781 Oct 15 12:58:14 AM UTC 24 Oct 15 01:00:06 AM UTC 24 3929542740 ps
T1817 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/19.usbdev_low_speed_traffic.2919852550 Oct 15 12:58:30 AM UTC 24 Oct 15 01:00:07 AM UTC 24 3619495777 ps
T1818 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/21.usbdev_min_inter_pkt_delay.3749562283 Oct 15 12:59:05 AM UTC 24 Oct 15 01:00:08 AM UTC 24 2439155214 ps
T1819 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_min_length_in_transaction.2638417208 Oct 15 01:00:03 AM UTC 24 Oct 15 01:00:09 AM UTC 24 170365140 ps
T1820 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/17.usbdev_low_speed_traffic.3386749806 Oct 15 12:57:59 AM UTC 24 Oct 15 01:00:09 AM UTC 24 4658118541 ps
T1821 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_max_length_out_transaction.2646635878 Oct 15 01:00:03 AM UTC 24 Oct 15 01:00:09 AM UTC 24 202526687 ps
T1822 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_max_length_in_transaction.726792673 Oct 15 01:00:02 AM UTC 24 Oct 15 01:00:09 AM UTC 24 343670935 ps
T1823 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/23.usbdev_invalid_sync.2031524339 Oct 15 12:59:30 AM UTC 24 Oct 15 01:00:09 AM UTC 24 4158390562 ps
T1824 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_aon_wake_disconnect.1192347973 Oct 15 12:59:56 AM UTC 24 Oct 15 01:00:10 AM UTC 24 9099416506 ps
T1825 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_aon_wake_reset.1895580613 Oct 15 12:59:42 AM UTC 24 Oct 15 01:00:10 AM UTC 24 19444742271 ps
T1826 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_min_length_out_transaction.4187269929 Oct 15 01:00:08 AM UTC 24 Oct 15 01:00:10 AM UTC 24 207792330 ps
T1827 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_phy_pins_sense.2035042482 Oct 15 01:00:08 AM UTC 24 Oct 15 01:00:10 AM UTC 24 43528971 ps
T1828 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_out_trans_nak.2148922417 Oct 15 01:00:08 AM UTC 24 Oct 15 01:00:10 AM UTC 24 152688854 ps
T127 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_nak_trans.756532748 Oct 15 01:00:08 AM UTC 24 Oct 15 01:00:11 AM UTC 24 193820351 ps
T1829 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_out_stall.1274299322 Oct 15 01:00:08 AM UTC 24 Oct 15 01:00:11 AM UTC 24 174251501 ps
T1830 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_pending_in_trans.3202498247 Oct 15 01:00:08 AM UTC 24 Oct 15 01:00:11 AM UTC 24 163586510 ps
T1831 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_phy_config_usb_ref_disable.3476442870 Oct 15 01:00:08 AM UTC 24 Oct 15 01:00:11 AM UTC 24 144123856 ps
T1832 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_out_iso.2788761135 Oct 15 01:00:08 AM UTC 24 Oct 15 01:00:11 AM UTC 24 234944850 ps
T1833 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/22.usbdev_spurious_pids_ignored.4134654369 Oct 15 12:59:23 AM UTC 24 Oct 15 01:00:11 AM UTC 24 1784899114 ps
T1834 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_low_speed_traffic.2852180999 Oct 15 12:59:47 AM UTC 24 Oct 15 01:00:11 AM UTC 24 3314517348 ps
T1835 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_timeout_missing_host_handshake.3588946497 Oct 15 12:59:58 AM UTC 24 Oct 15 01:00:11 AM UTC 24 1601251870 ps
T1836 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_phy_config_pinflip.1477796435 Oct 15 01:00:08 AM UTC 24 Oct 15 01:00:11 AM UTC 24 258212036 ps
T1837 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_pkt_received.2911041717 Oct 15 01:00:10 AM UTC 24 Oct 15 01:00:12 AM UTC 24 157765848 ps
T1838 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_streaming_out.142272196 Oct 15 12:59:56 AM UTC 24 Oct 15 01:00:12 AM UTC 24 2158910369 ps
T1839 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_pkt_sent.1010804349 Oct 15 01:00:10 AM UTC 24 Oct 15 01:00:12 AM UTC 24 257487958 ps
T1840 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_rx_crc_err.1630999851 Oct 15 01:00:10 AM UTC 24 Oct 15 01:00:12 AM UTC 24 145687260 ps
T1841 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_random_length_out_transaction.988429224 Oct 15 01:00:10 AM UTC 24 Oct 15 01:00:12 AM UTC 24 166513256 ps
T1842 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_rx_full.3247956191 Oct 15 01:00:10 AM UTC 24 Oct 15 01:00:13 AM UTC 24 257775326 ps
T1843 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_random_length_in_transaction.3321963252 Oct 15 01:00:10 AM UTC 24 Oct 15 01:00:13 AM UTC 24 196950215 ps
T548 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_link_suspend.4149397057 Oct 15 01:00:00 AM UTC 24 Oct 15 01:00:13 AM UTC 24 8759954534 ps
T1844 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/21.usbdev_iso_retraction.271332288 Oct 15 12:59:03 AM UTC 24 Oct 15 01:00:13 AM UTC 24 8987327370 ps
T1845 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/23.usbdev_iso_retraction.122161495 Oct 15 12:59:31 AM UTC 24 Oct 15 01:00:14 AM UTC 24 6470666869 ps
T1846 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_setup_stage.3235226712 Oct 15 01:00:12 AM UTC 24 Oct 15 01:00:14 AM UTC 24 166900226 ps
T1847 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_stall_trans.2112112843 Oct 15 01:00:12 AM UTC 24 Oct 15 01:00:14 AM UTC 24 154355376 ps
T1848 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_setup_trans_ignored.1538135301 Oct 15 01:00:12 AM UTC 24 Oct 15 01:00:14 AM UTC 24 178482739 ps
T1849 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_stall_priority_over_nak.2271426747 Oct 15 01:00:12 AM UTC 24 Oct 15 01:00:14 AM UTC 24 170133078 ps
T1850 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/23.usbdev_aon_wake_resume.2223836594 Oct 15 12:59:27 AM UTC 24 Oct 15 01:00:14 AM UTC 24 29562050148 ps
T1851 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_smoke.3686532805 Oct 15 01:00:12 AM UTC 24 Oct 15 01:00:14 AM UTC 24 227540253 ps
T1852 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_alert_test.2713673627 Oct 15 01:00:12 AM UTC 24 Oct 15 01:00:14 AM UTC 24 74717942 ps
T1853 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_tx_rx_disruption.3078116757 Oct 15 01:00:12 AM UTC 24 Oct 15 01:00:15 AM UTC 24 468994124 ps
T1854 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_aon_wake_reset.3783709357 Oct 15 12:59:56 AM UTC 24 Oct 15 01:00:16 AM UTC 24 14143674884 ps
T1855 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_av_buffer.1913542261 Oct 15 01:00:14 AM UTC 24 Oct 15 01:00:16 AM UTC 24 162399681 ps
T1856 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_stream_len_max.3042641607 Oct 15 01:00:12 AM UTC 24 Oct 15 01:00:17 AM UTC 24 1371555363 ps
T1857 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_bitstuff_err.1762108143 Oct 15 01:00:15 AM UTC 24 Oct 15 01:00:17 AM UTC 24 170210221 ps
T1858 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_link_resume.3644424337 Oct 15 01:00:00 AM UTC 24 Oct 15 01:00:17 AM UTC 24 7671811121 ps
T1859 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_enable.3149351365 Oct 15 01:00:15 AM UTC 24 Oct 15 01:00:17 AM UTC 24 37075496 ps
T1860 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_data_toggle_clear.338487233 Oct 15 01:00:15 AM UTC 24 Oct 15 01:00:17 AM UTC 24 278222727 ps
T1861 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_disconnected.3188613942 Oct 15 01:00:15 AM UTC 24 Oct 15 01:00:17 AM UTC 24 139944813 ps
T1862 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_data_toggle_restore.1323841582 Oct 15 01:00:15 AM UTC 24 Oct 15 01:00:17 AM UTC 24 477078915 ps
T1863 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_disable_endpoint.3315447690 Oct 15 01:00:15 AM UTC 24 Oct 15 01:00:18 AM UTC 24 445745428 ps
T1864 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_fifo_levels.3601386986 Oct 15 01:00:16 AM UTC 24 Oct 15 01:00:18 AM UTC 24 175189604 ps
T1865 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/20.usbdev_max_non_iso_usb_traffic.755559255 Oct 15 12:58:48 AM UTC 24 Oct 15 01:00:18 AM UTC 24 3289656671 ps
T1866 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/21.usbdev_streaming_out.4166591346 Oct 15 12:59:11 AM UTC 24 Oct 15 01:00:19 AM UTC 24 2465514465 ps
T1867 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_aon_wake_resume.2642900069 Oct 15 12:59:42 AM UTC 24 Oct 15 01:00:19 AM UTC 24 23893881086 ps
T1868 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_link_in_err.3814540767 Oct 15 01:00:17 AM UTC 24 Oct 15 01:00:19 AM UTC 24 185458288 ps
T1869 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_in_trans.3262130080 Oct 15 01:00:17 AM UTC 24 Oct 15 01:00:19 AM UTC 24 246328957 ps
T1870 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_in_iso.980433040 Oct 15 01:00:17 AM UTC 24 Oct 15 01:00:19 AM UTC 24 208663279 ps
T1871 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_in_stall.3550968261 Oct 15 01:00:17 AM UTC 24 Oct 15 01:00:19 AM UTC 24 190372085 ps
T435 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_endpoint_types.2665348033 Oct 15 01:00:16 AM UTC 24 Oct 15 01:00:19 AM UTC 24 531499452 ps
T1872 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_endpoint_access.272254841 Oct 15 01:00:15 AM UTC 24 Oct 15 01:00:20 AM UTC 24 894736417 ps
T1873 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_max_length_in_transaction.3950587600 Oct 15 01:00:18 AM UTC 24 Oct 15 01:00:21 AM UTC 24 256667254 ps
T1874 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_max_length_out_transaction.1764840666 Oct 15 01:00:18 AM UTC 24 Oct 15 01:00:21 AM UTC 24 197143480 ps
T1875 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_min_length_in_transaction.1840691273 Oct 15 01:00:18 AM UTC 24 Oct 15 01:00:21 AM UTC 24 159758844 ps
T1876 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_fifo_rst.20408896 Oct 15 01:00:16 AM UTC 24 Oct 15 01:00:21 AM UTC 24 581576164 ps
T1877 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_out_iso.331718933 Oct 15 01:00:20 AM UTC 24 Oct 15 01:00:22 AM UTC 24 146305161 ps
T1878 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_out_stall.2990794660 Oct 15 01:00:20 AM UTC 24 Oct 15 01:00:22 AM UTC 24 163478374 ps
T1879 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_out_trans_nak.1895658549 Oct 15 01:00:20 AM UTC 24 Oct 15 01:00:23 AM UTC 24 221761146 ps
T133 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_nak_trans.3367765537 Oct 15 01:00:20 AM UTC 24 Oct 15 01:00:23 AM UTC 24 229656852 ps
T1880 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_min_length_out_transaction.214975408 Oct 15 01:00:20 AM UTC 24 Oct 15 01:00:23 AM UTC 24 174003938 ps
T1881 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_phy_pins_sense.2853541630 Oct 15 01:00:20 AM UTC 24 Oct 15 01:00:23 AM UTC 24 77893474 ps
T1882 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_pending_in_trans.2945767954 Oct 15 01:00:20 AM UTC 24 Oct 15 01:00:23 AM UTC 24 161415705 ps
T1883 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_phy_config_pinflip.3572943307 Oct 15 01:00:20 AM UTC 24 Oct 15 01:00:23 AM UTC 24 212222776 ps
T1884 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_phy_config_usb_ref_disable.2761640186 Oct 15 01:00:20 AM UTC 24 Oct 15 01:00:23 AM UTC 24 159799362 ps
T1885 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_device_timeout.1110380999 Oct 15 12:59:58 AM UTC 24 Oct 15 01:00:23 AM UTC 24 3226331067 ps
T1886 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/23.usbdev_pkt_buffer.304879907 Oct 15 12:59:37 AM UTC 24 Oct 15 01:00:26 AM UTC 24 19750776870 ps
T1887 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_link_suspend.909473302 Oct 15 01:00:18 AM UTC 24 Oct 15 01:00:26 AM UTC 24 4911078393 ps
T1888 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/22.usbdev_streaming_out.869238518 Oct 15 12:59:25 AM UTC 24 Oct 15 01:00:27 AM UTC 24 2353853032 ps
T1889 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_timeout_missing_host_handshake.1582282975 Oct 15 12:59:43 AM UTC 24 Oct 15 01:00:28 AM UTC 24 6742606955 ps
T1890 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_invalid_sync.2212217809 Oct 15 12:59:45 AM UTC 24 Oct 15 01:00:29 AM UTC 24 4477679502 ps
T1891 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_timeout_missing_host_handshake.3700275212 Oct 15 01:00:15 AM UTC 24 Oct 15 01:00:29 AM UTC 24 784721376 ps
T1892 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/22.usbdev_device_address.564901814 Oct 15 12:59:13 AM UTC 24 Oct 15 01:00:30 AM UTC 24 39828107316 ps
T1893 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_link_resume.1313924935 Oct 15 12:59:46 AM UTC 24 Oct 15 01:00:30 AM UTC 24 26500388468 ps
T1894 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_rx_crc_err.1178766241 Oct 15 01:00:28 AM UTC 24 Oct 15 01:00:30 AM UTC 24 144768329 ps
T1895 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_pkt_sent.1254618396 Oct 15 01:00:28 AM UTC 24 Oct 15 01:00:30 AM UTC 24 247622639 ps
T1896 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_random_length_out_transaction.412449809 Oct 15 01:00:28 AM UTC 24 Oct 15 01:00:31 AM UTC 24 230778448 ps
T1897 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_random_length_in_transaction.3632882321 Oct 15 01:00:28 AM UTC 24 Oct 15 01:00:31 AM UTC 24 163453897 ps
T1898 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_pkt_received.4066349974 Oct 15 01:00:28 AM UTC 24 Oct 15 01:00:31 AM UTC 24 182639744 ps
T1899 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_rx_full.3834592273 Oct 15 01:00:28 AM UTC 24 Oct 15 01:00:31 AM UTC 24 378470539 ps
T1900 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_aon_wake_disconnect.3806045742 Oct 15 01:00:12 AM UTC 24 Oct 15 01:00:31 AM UTC 24 11634391736 ps
T1901 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/23.usbdev_min_inter_pkt_delay.2484294003 Oct 15 12:59:34 AM UTC 24 Oct 15 01:00:31 AM UTC 24 2059054548 ps
T1902 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_setup_trans_ignored.1342921551 Oct 15 01:00:30 AM UTC 24 Oct 15 01:00:32 AM UTC 24 160321916 ps
T1903 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_setup_stage.4197258191 Oct 15 01:00:30 AM UTC 24 Oct 15 01:00:32 AM UTC 24 168755283 ps
T1904 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_stall_priority_over_nak.1005304570 Oct 15 01:00:31 AM UTC 24 Oct 15 01:00:32 AM UTC 24 199853247 ps
T1905 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_alert_test.2393065493 Oct 15 01:00:31 AM UTC 24 Oct 15 01:00:33 AM UTC 24 44176332 ps
T1906 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_stall_trans.3230693269 Oct 15 01:00:31 AM UTC 24 Oct 15 01:00:33 AM UTC 24 151980966 ps
T1907 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_smoke.2730499305 Oct 15 01:00:30 AM UTC 24 Oct 15 01:00:33 AM UTC 24 230487946 ps
T1908 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_av_buffer.3858983710 Oct 15 01:00:31 AM UTC 24 Oct 15 01:00:33 AM UTC 24 176731634 ps
T1909 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_pkt_buffer.1086307337 Oct 15 01:00:10 AM UTC 24 Oct 15 01:00:33 AM UTC 24 8322368232 ps
T1910 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_aon_wake_reset.351657964 Oct 15 01:00:12 AM UTC 24 Oct 15 01:00:33 AM UTC 24 15021160386 ps
T1911 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_device_timeout.396247065 Oct 15 01:00:15 AM UTC 24 Oct 15 01:00:33 AM UTC 24 859740367 ps
T1912 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_bitstuff_err.1073934728 Oct 15 01:00:31 AM UTC 24 Oct 15 01:00:33 AM UTC 24 183382573 ps
T1913 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_tx_rx_disruption.2857889342 Oct 15 01:00:31 AM UTC 24 Oct 15 01:00:34 AM UTC 24 563510376 ps
T1914 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_aon_wake_resume.325610297 Oct 15 12:59:56 AM UTC 24 Oct 15 01:00:34 AM UTC 24 25696197458 ps
T1915 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_streaming_out.1802551367 Oct 15 01:00:12 AM UTC 24 Oct 15 01:00:35 AM UTC 24 2307494330 ps
T1916 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_stream_len_max.2988341909 Oct 15 01:00:31 AM UTC 24 Oct 15 01:00:35 AM UTC 24 1015821841 ps
T1917 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_disconnected.3846981982 Oct 15 01:00:33 AM UTC 24 Oct 15 01:00:35 AM UTC 24 150374907 ps
T1918 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_enable.3395591059 Oct 15 01:00:33 AM UTC 24 Oct 15 01:00:35 AM UTC 24 41046191 ps
T446 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_endpoint_types.1719991630 Oct 15 01:00:33 AM UTC 24 Oct 15 01:00:36 AM UTC 24 246881800 ps
T1919 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_in_stall.1077197128 Oct 15 01:00:34 AM UTC 24 Oct 15 01:00:36 AM UTC 24 147106674 ps
T1920 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/21.usbdev_max_inter_pkt_delay.2531213104 Oct 15 12:59:05 AM UTC 24 Oct 15 01:00:36 AM UTC 24 3434245828 ps
T1921 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_data_toggle_clear.2815717732 Oct 15 01:00:33 AM UTC 24 Oct 15 01:00:36 AM UTC 24 441097610 ps
T286 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_fifo_levels.1903129307 Oct 15 01:00:33 AM UTC 24 Oct 15 01:00:36 AM UTC 24 272642647 ps
T1922 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_in_iso.2454684884 Oct 15 01:00:34 AM UTC 24 Oct 15 01:00:36 AM UTC 24 208676373 ps
T1923 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_disable_endpoint.4133927524 Oct 15 01:00:33 AM UTC 24 Oct 15 01:00:36 AM UTC 24 756123488 ps
T1924 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_data_toggle_restore.2183989469 Oct 15 01:00:33 AM UTC 24 Oct 15 01:00:36 AM UTC 24 794441898 ps
T1925 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_in_trans.3590335534 Oct 15 01:00:35 AM UTC 24 Oct 15 01:00:38 AM UTC 24 203580229 ps
T1926 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_link_resume.1890432571 Oct 15 01:00:18 AM UTC 24 Oct 15 01:00:38 AM UTC 24 13693407716 ps
T1927 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_link_in_err.1674449456 Oct 15 01:00:35 AM UTC 24 Oct 15 01:00:38 AM UTC 24 183539260 ps
T1928 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_endpoint_access.1974909309 Oct 15 01:00:33 AM UTC 24 Oct 15 01:00:38 AM UTC 24 1028580587 ps
T1929 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_fifo_rst.940535479 Oct 15 01:00:33 AM UTC 24 Oct 15 01:00:38 AM UTC 24 486431756 ps
T1930 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_max_length_out_transaction.1470878603 Oct 15 01:00:36 AM UTC 24 Oct 15 01:00:38 AM UTC 24 188582402 ps
T1931 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_max_length_in_transaction.1052573722 Oct 15 01:00:35 AM UTC 24 Oct 15 01:00:38 AM UTC 24 241166742 ps
T1932 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_out_stall.3813537573 Oct 15 01:00:37 AM UTC 24 Oct 15 01:00:39 AM UTC 24 187048445 ps
T1933 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_phy_pins_sense.681243578 Oct 15 01:00:38 AM UTC 24 Oct 15 01:00:40 AM UTC 24 28555496 ps
T1934 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_out_iso.4070118280 Oct 15 01:00:37 AM UTC 24 Oct 15 01:00:40 AM UTC 24 145517728 ps
T1935 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_phy_config_usb_ref_disable.243018589 Oct 15 01:00:37 AM UTC 24 Oct 15 01:00:40 AM UTC 24 164952131 ps
T1936 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_min_length_in_transaction.339007715 Oct 15 01:00:37 AM UTC 24 Oct 15 01:00:40 AM UTC 24 228452775 ps
T1937 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_min_length_out_transaction.3540084706 Oct 15 01:00:37 AM UTC 24 Oct 15 01:00:40 AM UTC 24 188550028 ps
T134 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_nak_trans.1064659745 Oct 15 01:00:37 AM UTC 24 Oct 15 01:00:40 AM UTC 24 257791350 ps
T1938 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_pending_in_trans.3012068093 Oct 15 01:00:37 AM UTC 24 Oct 15 01:00:40 AM UTC 24 151163853 ps
T1939 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_out_trans_nak.774064173 Oct 15 01:00:37 AM UTC 24 Oct 15 01:00:40 AM UTC 24 186064753 ps
T1940 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_phy_config_pinflip.852705853 Oct 15 01:00:37 AM UTC 24 Oct 15 01:00:40 AM UTC 24 197098373 ps
T1941 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_max_non_iso_usb_traffic.1704014544 Oct 15 12:59:48 AM UTC 24 Oct 15 01:00:40 AM UTC 24 2032823827 ps
T1942 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_aon_wake_disconnect.355832708 Oct 15 01:00:31 AM UTC 24 Oct 15 01:00:41 AM UTC 24 5334163820 ps
T1943 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_device_address.1830559317 Oct 15 12:59:43 AM UTC 24 Oct 15 01:00:41 AM UTC 24 32247755237 ps
T1944 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_random_length_out_transaction.1669246436 Oct 15 01:00:39 AM UTC 24 Oct 15 01:00:41 AM UTC 24 160781679 ps
T1945 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_pkt_received.1574661761 Oct 15 01:00:39 AM UTC 24 Oct 15 01:00:41 AM UTC 24 183051008 ps
T1946 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_pkt_sent.3037987750 Oct 15 01:00:39 AM UTC 24 Oct 15 01:00:41 AM UTC 24 218893952 ps
T1947 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_rx_crc_err.2169990662 Oct 15 01:00:39 AM UTC 24 Oct 15 01:00:41 AM UTC 24 136535540 ps
T1948 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_low_speed_traffic.1773087848 Oct 15 01:00:18 AM UTC 24 Oct 15 01:00:42 AM UTC 24 2920528384 ps
T1949 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_setup_stage.470589505 Oct 15 01:00:39 AM UTC 24 Oct 15 01:00:42 AM UTC 24 152192055 ps
T1950 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_random_length_in_transaction.272195402 Oct 15 01:00:39 AM UTC 24 Oct 15 01:00:42 AM UTC 24 243938811 ps
T337 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_rx_full.2859520978 Oct 15 01:00:39 AM UTC 24 Oct 15 01:00:42 AM UTC 24 328555340 ps
T1951 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_stall_priority_over_nak.433470102 Oct 15 01:00:41 AM UTC 24 Oct 15 01:00:43 AM UTC 24 159662686 ps
T1952 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_alert_test.1919047115 Oct 15 01:00:41 AM UTC 24 Oct 15 01:00:43 AM UTC 24 58521107 ps
T1953 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_stall_trans.3152349341 Oct 15 01:00:41 AM UTC 24 Oct 15 01:00:43 AM UTC 24 143341170 ps
T1954 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_min_inter_pkt_delay.722390388 Oct 15 01:00:18 AM UTC 24 Oct 15 01:00:43 AM UTC 24 2435274306 ps
T1955 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_smoke.1952824419 Oct 15 01:00:41 AM UTC 24 Oct 15 01:00:43 AM UTC 24 229086586 ps
T1956 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_setup_trans_ignored.4189466042 Oct 15 01:00:41 AM UTC 24 Oct 15 01:00:43 AM UTC 24 162476837 ps
T1957 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_tx_rx_disruption.3885336794 Oct 15 01:00:41 AM UTC 24 Oct 15 01:00:44 AM UTC 24 469436200 ps
T1958 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/26.usbdev_max_inter_pkt_delay.278539123 Oct 15 01:00:18 AM UTC 24 Oct 15 01:00:45 AM UTC 24 3114973859 ps
T1959 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_stream_len_max.499164582 Oct 15 01:00:41 AM UTC 24 Oct 15 01:00:45 AM UTC 24 1112321341 ps
T1960 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/28.usbdev_bitstuff_err.665890297 Oct 15 01:00:43 AM UTC 24 Oct 15 01:00:46 AM UTC 24 144428995 ps
T1961 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/28.usbdev_av_buffer.254355491 Oct 15 01:00:43 AM UTC 24 Oct 15 01:00:46 AM UTC 24 154159842 ps
T1962 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_spurious_pids_ignored.2538177278 Oct 15 12:59:54 AM UTC 24 Oct 15 01:00:46 AM UTC 24 1940006943 ps
T1963 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/28.usbdev_data_toggle_clear.1638608753 Oct 15 01:00:43 AM UTC 24 Oct 15 01:00:46 AM UTC 24 485927363 ps
T1964 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_iso_retraction.3246539983 Oct 15 12:59:46 AM UTC 24 Oct 15 01:00:46 AM UTC 24 7683123922 ps
T1965 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/28.usbdev_data_toggle_restore.1593852557 Oct 15 01:00:43 AM UTC 24 Oct 15 01:00:47 AM UTC 24 515617115 ps
T1966 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/28.usbdev_disconnected.599762419 Oct 15 01:00:45 AM UTC 24 Oct 15 01:00:47 AM UTC 24 140768494 ps
T1967 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/28.usbdev_enable.143696253 Oct 15 01:00:45 AM UTC 24 Oct 15 01:00:47 AM UTC 24 35971264 ps
T1968 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/28.usbdev_disable_endpoint.2847347198 Oct 15 01:00:43 AM UTC 24 Oct 15 01:00:47 AM UTC 24 896073113 ps
T1969 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/28.usbdev_fifo_levels.195202481 Oct 15 01:00:45 AM UTC 24 Oct 15 01:00:48 AM UTC 24 248861611 ps
T403 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/28.usbdev_endpoint_types.1099642271 Oct 15 01:00:45 AM UTC 24 Oct 15 01:00:48 AM UTC 24 511571595 ps
T1970 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/28.usbdev_in_iso.2218511132 Oct 15 01:00:45 AM UTC 24 Oct 15 01:00:48 AM UTC 24 216282676 ps
T1971 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/25.usbdev_spurious_pids_ignored.856753295 Oct 15 01:00:12 AM UTC 24 Oct 15 01:00:49 AM UTC 24 3521696560 ps
T1972 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_timeout_missing_host_handshake.3543134906 Oct 15 01:00:33 AM UTC 24 Oct 15 01:00:49 AM UTC 24 756655470 ps
T1973 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/27.usbdev_link_suspend.2116461249 Oct 15 01:00:35 AM UTC 24 Oct 15 01:00:50 AM UTC 24 8789439528 ps
T1974 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/24.usbdev_pkt_buffer.4066702288 Oct 15 12:59:52 AM UTC 24 Oct 15 01:00:50 AM UTC 24 21603299182 ps
T1975 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/28.usbdev_in_stall.3595100078 Oct 15 01:00:47 AM UTC 24 Oct 15 01:00:50 AM UTC 24 151757128 ps
T1976 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/28.usbdev_in_trans.4054345958 Oct 15 01:00:47 AM UTC 24 Oct 15 01:00:50 AM UTC 24 160436870 ps
T1977 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/28.usbdev_link_in_err.3119374530 Oct 15 01:00:47 AM UTC 24 Oct 15 01:00:50 AM UTC 24 266944144 ps
T1978 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/28.usbdev_fifo_rst.3171733016 Oct 15 01:00:45 AM UTC 24 Oct 15 01:00:50 AM UTC 24 284144836 ps
T1979 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/28.usbdev_endpoint_access.964894586 Oct 15 01:00:45 AM UTC 24 Oct 15 01:00:50 AM UTC 24 994108761 ps
T1980 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/23.usbdev_device_address.3236634807 Oct 15 12:59:27 AM UTC 24 Oct 15 01:00:52 AM UTC 24 44291942066 ps
T1981 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/28.usbdev_min_length_in_transaction.1489263765 Oct 15 01:00:49 AM UTC 24 Oct 15 01:00:52 AM UTC 24 156497733 ps
T1982 /workspaces/repo/scratch/os_regression_2024_10_14/usbdev-sim-vcs/coverage/default/28.usbdev_nak_trans.1680165275 Oct 15 01:00:49 AM UTC 24 Oct 15 01:00:52 AM UTC 24 191364957 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%