Assertions
dashboard | hierarchy | modlist | groups | tests | asserts

Assertions by Category
ASSERTPROPERTIESSEQUENCES
Total694010
Category 0694010


Assertions by Severity
ASSERTPROPERTIESSEQUENCES
Total694010
Severity 0694010


Summary for Assertions
NUMBERPERCENT
Total Number694100.00
Uncovered152.16
Success67997.84
Failure00.00
Incomplete223.17
Without Attempts00.00


Summary for Cover Sequences
NUMBERPERCENT
Total Number10100.00
Uncovered660.00
All Matches440.00
First Matches440.00


Detail Report for Assertions

Assertions Uncovered:
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETESRC
tb.dut.u_io_div2_meas.u_meas.MaxWidth_A 00181412249000
tb.dut.u_io_div2_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckHoldReq 0013138082000
tb.dut.u_io_div4_meas.u_meas.MaxWidth_A 0090705529000
tb.dut.u_io_div4_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckHoldReq 0013138082000
tb.dut.u_io_meas.u_meas.MaxWidth_A 00364627542000
tb.dut.u_io_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckHoldReq 0013138082000
tb.dut.u_main_meas.u_meas.MaxWidth_A 00390251755000
tb.dut.u_main_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckHoldReq 0013138082000
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00182936896001010
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 0091467859001010
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00367770873001010
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00393526195001010
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00188847735001010
tb.dut.u_usb_meas.u_meas.MaxWidth_A 00187276026000
tb.dut.u_usb_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckHoldReq 0013138082000

Assertions Success:
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETESRC
tb.dut.AlertsKnownO_A 0016159476315892555900
tb.dut.AllClkBypReqKnownO_A 0016159476315892555900
tb.dut.CgEnKnownO_A 0016159476315892555900
tb.dut.ClocksKownO_A 0016159476315892555900
tb.dut.FpvSecCmClkMainAesCountCheck_A 001615947631900
tb.dut.FpvSecCmClkMainHmacCountCheck_A 001615947632600
tb.dut.FpvSecCmClkMainKmacCountCheck_A 001615947632200
tb.dut.FpvSecCmClkMainOtbnCountCheck_A 001615947631700
tb.dut.FpvSecCmRegWeOnehotCheck_A 001615947636000
tb.dut.IoClkBypReqKnownO_A 0016159476315892555900
tb.dut.JitterEnableKnownO_A 0016159476315892555900
tb.dut.LcCtrlClkBypAckKnownO_A 0016159476315892555900
tb.dut.PwrMgrKnownO_A 0016159476315892555900
tb.dut.TlAReadyKnownO_A 0016159476315892555900
tb.dut.TlDValidKnownO_A 0016159476315892555900
tb.dut.clkmgr_aes_trans_sva_if.TransStart_A 00390252200404700
tb.dut.clkmgr_aes_trans_sva_if.TransStop_A 00390252200204800
tb.dut.clkmgr_aon_cg_aon_peri.CgEn_A 0080580500
tb.dut.clkmgr_aon_cg_aon_powerup.CgEn_A 0080580500
tb.dut.clkmgr_aon_cg_aon_secure.CgEn_A 0080580500
tb.dut.clkmgr_aon_cg_aon_timers.CgEn_A 0080580500
tb.dut.clkmgr_aon_cg_io_div2_powerup.CgEn_A 0080580500
tb.dut.clkmgr_aon_cg_io_div4_powerup.CgEn_A 0080580500
tb.dut.clkmgr_aon_cg_io_powerup.CgEn_A 0080580500
tb.dut.clkmgr_aon_cg_main_powerup.CgEn_A 0080580500
tb.dut.clkmgr_aon_cg_usb_powerup.CgEn_A 0080580500
tb.dut.clkmgr_cg_io_div2_infra.CgEnOff_A 0018141224915600
tb.dut.clkmgr_cg_io_div2_infra.CgEnOn_A 0018141224915600
tb.dut.clkmgr_cg_io_div2_peri.CgEnOff_A 00181412249816100
tb.dut.clkmgr_cg_io_div2_peri.CgEnOn_A 00181412249586300
tb.dut.clkmgr_cg_io_div4_infra.CgEnOff_A 009070552915600
tb.dut.clkmgr_cg_io_div4_infra.CgEnOn_A 009070552915600
tb.dut.clkmgr_cg_io_div4_peri.CgEnOff_A 0090705529815200
tb.dut.clkmgr_cg_io_div4_peri.CgEnOn_A 0090705529585400
tb.dut.clkmgr_cg_io_div4_secure.CgEnOff_A 009070552915600
tb.dut.clkmgr_cg_io_div4_secure.CgEnOn_A 009070552915600
tb.dut.clkmgr_cg_io_div4_timers.CgEnOff_A 009070552915600
tb.dut.clkmgr_cg_io_div4_timers.CgEnOn_A 009070552915600
tb.dut.clkmgr_cg_io_infra.CgEnOff_A 0036462754215600
tb.dut.clkmgr_cg_io_infra.CgEnOn_A 0036462754214900
tb.dut.clkmgr_cg_io_peri.CgEnOff_A 00364627542824100
tb.dut.clkmgr_cg_io_peri.CgEnOn_A 00364627542593600
tb.dut.clkmgr_cg_main_aes.CgEnOff_A 00390251755420000
tb.dut.clkmgr_cg_main_aes.CgEnOn_A 00390251755419900
tb.dut.clkmgr_cg_main_hmac.CgEnOff_A 00390251755425700
tb.dut.clkmgr_cg_main_hmac.CgEnOn_A 00390251755425600
tb.dut.clkmgr_cg_main_infra.CgEnOff_A 0039025175515300
tb.dut.clkmgr_cg_main_infra.CgEnOn_A 0039025175515200
tb.dut.clkmgr_cg_main_kmac.CgEnOff_A 00390251755426200
tb.dut.clkmgr_cg_main_kmac.CgEnOn_A 00390251755426100
tb.dut.clkmgr_cg_main_otbn.CgEnOff_A 00390251755419000
tb.dut.clkmgr_cg_main_otbn.CgEnOn_A 00390251755418900
tb.dut.clkmgr_cg_main_secure.CgEnOff_A 0039025175515300
tb.dut.clkmgr_cg_main_secure.CgEnOn_A 0039025175515200
tb.dut.clkmgr_cg_usb_infra.CgEnOff_A 0018727602616000
tb.dut.clkmgr_cg_usb_infra.CgEnOn_A 0018727602615600
tb.dut.clkmgr_cg_usb_peri.CgEnOff_A 00187276026820000
tb.dut.clkmgr_cg_usb_peri.CgEnOn_A 00187276026589200
tb.dut.clkmgr_csr_assert.TlulOOBAddrErr_A 00162560083542893400
tb.dut.clkmgr_csr_assert.clk_enables_rd_A 001625600834239800
tb.dut.clkmgr_csr_assert.clk_hints_rd_A 001625600833657600
tb.dut.clkmgr_csr_assert.extclk_ctrl_rd_A 001625600834688500
tb.dut.clkmgr_csr_assert.extclk_ctrl_regwen_rd_A 001625600833571600
tb.dut.clkmgr_csr_assert.jitter_enable_rd_A 001625600835040100
tb.dut.clkmgr_csr_assert.jitter_regwen_rd_A 001625600833964100
tb.dut.clkmgr_div2_sva_if.g_div2.Div2Stepped_A 00364627964431300
tb.dut.clkmgr_div2_sva_if.g_div2.Div2Whole_A 00364627964510700
tb.dut.clkmgr_div4_sva_if.g_div4.Div4Stepped_A 00181412665422000
tb.dut.clkmgr_div4_sva_if.g_div4.Div4Whole_A 00181412665486200
tb.dut.clkmgr_extclk_sva_if.AllClkBypReqFall_A 00161594763406700
tb.dut.clkmgr_extclk_sva_if.AllClkBypReqRise_A 00161594763406700
tb.dut.clkmgr_extclk_sva_if.HiSpeedSelFall_A 00161594763240200
tb.dut.clkmgr_extclk_sva_if.HiSpeedSelRise_A 00161594763240200
tb.dut.clkmgr_extclk_sva_if.IoClkBypReqFall_A 00161594763509900
tb.dut.clkmgr_extclk_sva_if.IoClkBypReqRise_A 00161594763509900
tb.dut.clkmgr_hmac_trans_sva_if.TransStart_A 00390252200410400
tb.dut.clkmgr_hmac_trans_sva_if.TransStop_A 00390252200213500
tb.dut.clkmgr_io_div2_peri_sva_if.GateClose_A 00181412665379800
tb.dut.clkmgr_io_div2_peri_sva_if.GateOpen_A 00181412665540600
tb.dut.clkmgr_io_div4_peri_sva_if.GateClose_A 0090705923352300
tb.dut.clkmgr_io_div4_peri_sva_if.GateOpen_A 0090705923513100
tb.dut.clkmgr_io_peri_sva_if.GateClose_A 00364627964381100
tb.dut.clkmgr_io_peri_sva_if.GateOpen_A 00364627964542300
tb.dut.clkmgr_kmac_trans_sva_if.TransStart_A 00390252200410900
tb.dut.clkmgr_kmac_trans_sva_if.TransStop_A 00390252200209300
tb.dut.clkmgr_lost_calib_io_ctrl_en_sva_if.CtrlEnOn_A 001615947631085500
tb.dut.clkmgr_lost_calib_io_div2_ctrl_en_sva_if.CtrlEnOn_A 001615947631526300
tb.dut.clkmgr_lost_calib_io_div4_ctrl_en_sva_if.CtrlEnOn_A 001615947632370500
tb.dut.clkmgr_lost_calib_main_ctrl_en_sva_if.CtrlEnOn_A 001615947631068100
tb.dut.clkmgr_lost_calib_regwen_sva_if.RegwenOff_A 0016159476320412797056
tb.dut.clkmgr_lost_calib_usb_ctrl_en_sva_if.CtrlEnOn_A 001615947631525200
tb.dut.clkmgr_otbn_trans_sva_if.TransStart_A 00390252200403700
tb.dut.clkmgr_otbn_trans_sva_if.TransStop_A 00390252200206400
tb.dut.clkmgr_pwrmgr_io_sva_if.StatusFall_A 0016159476314600
tb.dut.clkmgr_pwrmgr_io_sva_if.StatusRise_A 0016159476314600
tb.dut.clkmgr_pwrmgr_main_sva_if.StatusFall_A 0016159476315100
tb.dut.clkmgr_pwrmgr_main_sva_if.StatusRise_A 0016159476315100
tb.dut.clkmgr_pwrmgr_usb_sva_if.StatusFall_A 0016159476315600
tb.dut.clkmgr_pwrmgr_usb_sva_if.StatusRise_A 0016159476315600
tb.dut.clkmgr_sec_cm_checker_assert.AllClkBypReqFalse_A 0016159476315879066000
tb.dut.clkmgr_sec_cm_checker_assert.AllClkBypReqTrue_A 0016159476313259100
tb.dut.clkmgr_sec_cm_checker_assert.IoClkBypReqFalse_A 0016159476315871097402415
tb.dut.clkmgr_sec_cm_checker_assert.IoClkBypReqTrue_A 0016159476320766100
tb.dut.clkmgr_sec_cm_checker_assert.LcClkBypAckFalse_A 0016159476315880105600
tb.dut.clkmgr_sec_cm_checker_assert.LcClkBypAckTrue_A 0016159476312219500
tb.dut.clkmgr_usb_peri_sva_if.GateClose_A 00187276439381900
tb.dut.clkmgr_usb_peri_sva_if.GateOpen_A 00187276439543100
tb.dut.tlul_assert_device.aKnown_A 001625600832095232200
tb.dut.tlul_assert_device.aKnown_AKnownEnable 0016256008315978778700
tb.dut.tlul_assert_device.aReadyKnown_A 0016256008315978778700
tb.dut.tlul_assert_device.dKnown_A 001625600832053799700
tb.dut.tlul_assert_device.dKnown_AKnownEnable 0016256008315978778700
tb.dut.tlul_assert_device.dReadyKnown_A 0016256008315978778700
tb.dut.tlul_assert_device.gen_assert_final[0].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[100].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[101].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[102].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[103].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[104].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[105].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[106].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[107].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[108].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[109].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[10].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[110].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[111].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[112].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[113].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[114].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[115].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[116].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[117].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[118].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[119].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[11].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[120].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[121].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[122].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[123].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[124].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[125].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[126].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[127].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[128].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[129].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[12].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[130].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[131].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[132].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[133].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[134].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[135].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[136].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[137].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[138].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[139].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[13].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[140].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[141].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[142].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[143].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[144].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[145].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[146].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[147].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[148].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[149].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[14].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[150].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[151].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[152].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[153].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[154].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[155].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[156].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[157].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[158].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[159].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[15].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[160].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[161].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[162].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[163].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[164].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[165].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[166].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[167].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[168].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[169].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[16].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[170].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[171].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[172].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[173].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[174].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[175].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[176].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[177].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[178].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[179].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[17].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[180].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[181].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[182].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[183].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[184].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[185].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[186].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[187].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[188].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[189].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[18].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[190].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[191].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[192].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[193].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[194].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[195].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[196].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[197].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[198].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[199].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[19].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[1].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[200].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[201].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[202].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[203].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[204].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[205].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[206].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[207].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[208].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[209].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[20].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[210].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[211].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[212].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[213].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[214].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[215].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[216].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[217].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[218].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[219].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[21].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[220].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[221].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[222].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[223].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[224].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[225].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[226].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[227].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[228].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[229].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[22].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[230].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[231].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[232].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[233].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[234].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[235].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[236].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[237].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[238].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[239].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[23].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[240].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[241].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[242].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[243].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[244].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[245].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[246].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[247].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[248].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[249].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[24].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[250].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[251].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[252].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[253].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[254].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[255].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[25].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[26].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[27].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[28].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[29].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[2].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[30].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[31].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[32].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[33].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[34].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[35].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[36].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[37].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[38].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[39].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[3].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[40].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[41].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[42].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[43].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[44].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[45].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[46].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[47].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[48].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[49].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[4].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[50].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[51].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[52].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[53].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[54].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[55].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[56].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[57].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[58].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[59].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[5].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[60].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[61].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[62].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[63].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[64].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[65].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[66].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[67].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[68].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[69].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[6].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[70].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[71].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[72].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[73].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[74].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[75].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[76].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[77].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[78].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[79].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[7].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[80].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[81].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[82].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[83].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[84].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[85].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[86].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[87].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[88].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[89].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[8].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[90].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[91].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[92].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[93].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[94].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[95].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[96].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[97].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[98].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[99].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[9].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_device.aDataKnown_M 001625607231727243900
tb.dut.tlul_assert_device.gen_device.addrSizeAlignedErr_A 00162560083292834600
tb.dut.tlul_assert_device.gen_device.contigMask_M 0016256072319986100
tb.dut.tlul_assert_device.gen_device.dDataKnown_A 0016256072312582000
tb.dut.tlul_assert_device.gen_device.legalAOpcodeErr_A 00162560083323490500
tb.dut.tlul_assert_device.gen_device.legalAParam_M 001625607232095232200
tb.dut.tlul_assert_device.gen_device.legalDParam_A 001625607232053799700
tb.dut.tlul_assert_device.gen_device.pendingReqPerSrc_M 001625607232095232200
tb.dut.tlul_assert_device.gen_device.respMustHaveReq_A 001625607232053799700
tb.dut.tlul_assert_device.gen_device.respOpcode_A 001625607232053799700
tb.dut.tlul_assert_device.gen_device.respSzEqReqSz_A 001625607232053799700
tb.dut.tlul_assert_device.gen_device.sizeGTEMaskErr_A 00162560083174951900
tb.dut.tlul_assert_device.gen_device.sizeMatchesMaskErr_A 00162560083133924200
tb.dut.tlul_assert_device.p_dbw.TlDbw_A 001010101000
tb.dut.u_calib_rdy_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_calib_rdy_sync.OutputsKnown_A 0016159476315892555900
tb.dut.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0016159476315891841302415
tb.dut.u_clk_io_div2_peri_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_io_div2_peri_scanmode_sync.OutputsKnown_A 0016159476315892555900
tb.dut.u_clk_io_div2_peri_scanmode_sync.gen_no_flops.OutputDelay_A 0016159476315892555900
tb.dut.u_clk_io_div4_peri_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_io_div4_peri_scanmode_sync.OutputsKnown_A 0016159476315892555900
tb.dut.u_clk_io_div4_peri_scanmode_sync.gen_no_flops.OutputDelay_A 0016159476315892555900
tb.dut.u_clk_io_peri_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_io_peri_scanmode_sync.OutputsKnown_A 0016159476315892555900
tb.dut.u_clk_io_peri_scanmode_sync.gen_no_flops.OutputDelay_A 0016159476315892555900
tb.dut.u_clk_main_aes_trans.u_idle_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_main_aes_trans.u_idle_sync.OutputsKnown_A 0039025175538546905900
tb.dut.u_clk_main_aes_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0039025175538546203102415
tb.dut.u_clk_main_aes_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 003902517553412200
tb.dut.u_clk_main_aes_trans.u_prim_mubi4_sender.OutputsKnown_A 0039025175538546905900
tb.dut.u_clk_main_aes_trans.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_main_aes_trans.u_scanmode_sync.OutputsKnown_A 0039025175538546905900
tb.dut.u_clk_main_aes_trans.u_scanmode_sync.gen_no_flops.OutputDelay_A 0039025175538546905900
tb.dut.u_clk_main_hmac_trans.u_idle_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_main_hmac_trans.u_idle_sync.OutputsKnown_A 0039025175538546905900
tb.dut.u_clk_main_hmac_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0039025175538546203102415
tb.dut.u_clk_main_hmac_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 003902517553419600
tb.dut.u_clk_main_hmac_trans.u_prim_mubi4_sender.OutputsKnown_A 0039025175538546905900
tb.dut.u_clk_main_hmac_trans.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_main_hmac_trans.u_scanmode_sync.OutputsKnown_A 0039025175538546905900
tb.dut.u_clk_main_hmac_trans.u_scanmode_sync.gen_no_flops.OutputDelay_A 0039025175538546905900
tb.dut.u_clk_main_kmac_trans.u_idle_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_main_kmac_trans.u_idle_sync.OutputsKnown_A 0039025175538546905900
tb.dut.u_clk_main_kmac_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0039025175538546203102415
tb.dut.u_clk_main_kmac_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 003902517553398900
tb.dut.u_clk_main_kmac_trans.u_prim_mubi4_sender.OutputsKnown_A 0039025175538546905900
tb.dut.u_clk_main_kmac_trans.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_main_kmac_trans.u_scanmode_sync.OutputsKnown_A 0039025175538546905900
tb.dut.u_clk_main_kmac_trans.u_scanmode_sync.gen_no_flops.OutputDelay_A 0039025175538546905900
tb.dut.u_clk_main_otbn_trans.u_idle_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_main_otbn_trans.u_idle_sync.OutputsKnown_A 0039025175538546905900
tb.dut.u_clk_main_otbn_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0039025175538546203102415
tb.dut.u_clk_main_otbn_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 003902517553389700
tb.dut.u_clk_main_otbn_trans.u_prim_mubi4_sender.OutputsKnown_A 0039025175538546905900
tb.dut.u_clk_main_otbn_trans.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_main_otbn_trans.u_scanmode_sync.OutputsKnown_A 0039025175538546905900
tb.dut.u_clk_main_otbn_trans.u_scanmode_sync.gen_no_flops.OutputDelay_A 0039025175538546905900
tb.dut.u_clk_usb_peri_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_usb_peri_scanmode_sync.OutputsKnown_A 0016159476315892555900
tb.dut.u_clk_usb_peri_scanmode_sync.gen_no_flops.OutputDelay_A 0016159476315892555900
tb.dut.u_clkmgr_byp.u_all_ack_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clkmgr_byp.u_all_ack_sync.OutputsKnown_A 0016159476315892555900
tb.dut.u_clkmgr_byp.u_all_ack_sync.gen_flops.gen_stable_chks.OutputDelay_A 0016159476315891841302415
tb.dut.u_clkmgr_byp.u_all_ack_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 001615947631934200
tb.dut.u_clkmgr_byp.u_all_byp_req.OutputsKnown_A 0016159476315892555900
tb.dut.u_clkmgr_byp.u_en_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clkmgr_byp.u_en_sync.OutputsKnown_A 0016159476315892555900
tb.dut.u_clkmgr_byp.u_en_sync.gen_flops.OutputDelay_A 0016159476315891841302415
tb.dut.u_clkmgr_byp.u_hi_speed_sel.OutputsKnown_A 0016159476315892555900
tb.dut.u_clkmgr_byp.u_io_ack_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clkmgr_byp.u_io_ack_sync.OutputsKnown_A 0016159476315892555900
tb.dut.u_clkmgr_byp.u_io_ack_sync.gen_flops.gen_stable_chks.OutputDelay_A 0016159476315891841302415
tb.dut.u_clkmgr_byp.u_io_ack_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 001615947631694500
tb.dut.u_clkmgr_byp.u_io_byp_req.OutputsKnown_A 0016159476315892555900
tb.dut.u_clkmgr_byp.u_lc_byp_req.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clkmgr_byp.u_lc_byp_req.OutputsKnown_A 0016159476315892555900
tb.dut.u_clkmgr_byp.u_lc_byp_req.gen_flops.OutputDelay_A 0016159476315891841302415
tb.dut.u_io_div2_div_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_div2_div_scanmode_sync.OutputsKnown_A 0016159476315892555900
tb.dut.u_io_div2_div_scanmode_sync.gen_no_flops.OutputDelay_A 0016159476315892555900
tb.dut.u_io_div2_meas.u_calib_rdy_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_div2_meas.u_calib_rdy_sync.OutputsKnown_A 0016159476315892555900
tb.dut.u_io_div2_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0016159476315891841302415
tb.dut.u_io_div2_meas.u_err_sync.SyncReqAckAckNeedsReq 00161594763276700
tb.dut.u_io_div2_meas.u_err_sync.SyncReqAckHoldReq 00181412249276700
tb.dut.u_io_div2_meas.u_meas.RefCntVal_A 0080580500
tb.dut.u_io_div2_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckAckNeedsReq 00181412249290823800
tb.dut.u_io_div2_meas.u_meas.gen_timeout_assert.ClkRatios_A 0080580500
tb.dut.u_io_div2_meas.u_meas.u_sync_ref.DstPulseCheck_A 001814122498698000
tb.dut.u_io_div2_meas.u_meas.u_sync_ref.SrcPulseCheck_M 00128658348653400
tb.dut.u_io_div2_root_ctrl.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_div2_root_ctrl.u_scanmode_sync.OutputsKnown_A 0018141224918141224900
tb.dut.u_io_div2_root_ctrl.u_scanmode_sync.gen_no_flops.OutputDelay_A 0018141224918141224900
tb.dut.u_io_div4_div_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_div4_div_scanmode_sync.OutputsKnown_A 0016159476315892555900
tb.dut.u_io_div4_div_scanmode_sync.gen_no_flops.OutputDelay_A 0016159476315892555900
tb.dut.u_io_div4_meas.u_calib_rdy_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_div4_meas.u_calib_rdy_sync.OutputsKnown_A 0016159476315892555900
tb.dut.u_io_div4_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0016159476315891841302415
tb.dut.u_io_div4_meas.u_err_sync.SyncReqAckAckNeedsReq 00161594763258200
tb.dut.u_io_div4_meas.u_err_sync.SyncReqAckHoldReq 0090705529258200
tb.dut.u_io_div4_meas.u_meas.RefCntVal_A 0080580500
tb.dut.u_io_div4_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckAckNeedsReq 0090705529277411500
tb.dut.u_io_div4_meas.u_meas.gen_timeout_assert.ClkRatios_A 0080580500
tb.dut.u_io_div4_meas.u_meas.u_sync_ref.DstPulseCheck_A 00907055298631900
tb.dut.u_io_div4_meas.u_meas.u_sync_ref.SrcPulseCheck_M 00128658348587800
tb.dut.u_io_div4_root_ctrl.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_div4_root_ctrl.u_scanmode_sync.OutputsKnown_A 00907055299070552900
tb.dut.u_io_div4_root_ctrl.u_scanmode_sync.gen_no_flops.OutputDelay_A 00907055299070552900
tb.dut.u_io_meas.u_calib_rdy_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_meas.u_calib_rdy_sync.OutputsKnown_A 0016159476315892555900
tb.dut.u_io_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0016159476315891841302415
tb.dut.u_io_meas.u_err_sync.SyncReqAckAckNeedsReq 00161594763271800
tb.dut.u_io_meas.u_err_sync.SyncReqAckHoldReq 00364627542271800
tb.dut.u_io_meas.u_meas.RefCntVal_A 0080580500
tb.dut.u_io_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckAckNeedsReq 00364627542290835600
tb.dut.u_io_meas.u_meas.gen_timeout_assert.ClkRatios_A 0080580500
tb.dut.u_io_meas.u_meas.u_sync_ref.DstPulseCheck_A 003646275428729900
tb.dut.u_io_meas.u_meas.u_sync_ref.SrcPulseCheck_M 00128658348684900
tb.dut.u_io_root_ctrl.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_root_ctrl.u_scanmode_sync.OutputsKnown_A 0036462754236233348200
tb.dut.u_io_root_ctrl.u_scanmode_sync.gen_no_flops.OutputDelay_A 0036462754236233348200
tb.dut.u_io_step_down_req_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_step_down_req_sync.OutputsKnown_A 0036462754236010320600
tb.dut.u_io_step_down_req_sync.gen_flops.gen_stable_chks.OutputDelay_A 0036462754236009628202415
tb.dut.u_io_step_down_req_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 003646275422723400
tb.dut.u_main_meas.u_calib_rdy_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_main_meas.u_calib_rdy_sync.OutputsKnown_A 0016159476315892555900
tb.dut.u_main_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0016159476315891841302415
tb.dut.u_main_meas.u_err_sync.SyncReqAckAckNeedsReq 00161594763258800
tb.dut.u_main_meas.u_err_sync.SyncReqAckHoldReq 00390251755258800
tb.dut.u_main_meas.u_meas.RefCntVal_A 0080580500
tb.dut.u_main_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckAckNeedsReq 00390251755291227200
tb.dut.u_main_meas.u_meas.gen_timeout_assert.ClkRatios_A 0080580500
tb.dut.u_main_meas.u_meas.u_sync_ref.DstPulseCheck_A 0039025175510618000
tb.dut.u_main_meas.u_meas.u_sync_ref.SrcPulseCheck_M 001299213610582800
tb.dut.u_main_root_ctrl.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_main_root_ctrl.u_scanmode_sync.OutputsKnown_A 0039025175538782897300
tb.dut.u_main_root_ctrl.u_scanmode_sync.gen_no_flops.OutputDelay_A 0039025175538782897300
tb.dut.u_no_scan_io_div2_div.gen_generic.u_impl_generic.DivEven_A 0080580500
tb.dut.u_no_scan_io_div2_div.gen_generic.u_impl_generic.gen_div2.u_step_down_mux.gen_generic.u_impl_generic.selKnown0 0018116729018116648500
tb.dut.u_no_scan_io_div2_div.gen_generic.u_impl_generic.gen_div2.u_step_down_mux.gen_generic.u_impl_generic.selKnown1 0036462754236462673700
tb.dut.u_no_scan_io_div2_div.gen_generic.u_impl_generic.u_clk_mux.gen_generic.u_impl_generic.selKnown0 0018141224918141144400
tb.dut.u_no_scan_io_div2_div.gen_generic.u_impl_generic.u_clk_mux.gen_generic.u_impl_generic.selKnown1 0036462754236462673700
tb.dut.u_no_scan_io_div4_div.gen_generic.u_impl_generic.DivEven_A 0080580500
tb.dut.u_no_scan_io_div4_div.gen_generic.u_impl_generic.u_clk_mux.gen_generic.u_impl_generic.selKnown0 00907055299070472400
tb.dut.u_no_scan_io_div4_div.gen_generic.u_impl_generic.u_clk_mux.gen_generic.u_impl_generic.selKnown1 0036462754236462673700
tb.dut.u_prim_mubi4_sender_clk_io_div2_infra.OutputsKnown_A 0018141224918029666900
tb.dut.u_prim_mubi4_sender_clk_io_div2_peri.OutputsKnown_A 0018141224918029666900
tb.dut.u_prim_mubi4_sender_clk_io_div4_infra.OutputsKnown_A 00907055299014779700
tb.dut.u_prim_mubi4_sender_clk_io_div4_peri.OutputsKnown_A 00907055299014779700
tb.dut.u_prim_mubi4_sender_clk_io_div4_secure.OutputsKnown_A 00907055299014779700
tb.dut.u_prim_mubi4_sender_clk_io_div4_timers.OutputsKnown_A 00907055299014779700
tb.dut.u_prim_mubi4_sender_clk_io_infra.OutputsKnown_A 0036462754236010320600
tb.dut.u_prim_mubi4_sender_clk_io_peri.OutputsKnown_A 0036462754236010320600
tb.dut.u_prim_mubi4_sender_clk_main_infra.OutputsKnown_A 0039025175538546905900
tb.dut.u_prim_mubi4_sender_clk_main_secure.OutputsKnown_A 0039025175538546905900
tb.dut.u_prim_mubi4_sender_clk_usb_infra.OutputsKnown_A 0018727602618498434900
tb.dut.u_prim_mubi4_sender_clk_usb_peri.OutputsKnown_A 0018727602618498434900
tb.dut.u_reg.en2addrHit 0016256008383249400
tb.dut.u_reg.reAfterRv 0016256008383249400
tb.dut.u_reg.rePulse 0016256008319851700
tb.dut.u_reg.u_chk.PayLoadWidthCheck 001010101000
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.BusySrcReqChk_A 0016256008312932200
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.DstReqKnown_A 0018293689618177251800
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.SrcAckBusyChk_A 001625600832381100
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.SrcBusyKnown_A 0016256008315978778700
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00182936896106300
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001625600832487400
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 001829368962380900
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_src_to_dst_req.DstPulseCheck_A 001829368962381100
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_src_to_dst_req.SrcPulseCheck_M 001625600832381100
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.BusySrcReqChk_A 0016256008315855100
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.DstReqKnown_A 0018293689618177251800
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.SrcAckBusyChk_A 001625600832961100
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.SrcBusyKnown_A 0016256008315978778700
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001625600832960800
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 001829368962962800
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.u_src_to_dst_req.DstPulseCheck_A 001829368962962100
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.u_src_to_dst_req.SrcPulseCheck_M 001625600832964600
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_hi.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_hi.MubiIsNotYetSupported_A 0018293689618177251800
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_hi_err_update_sync.DstPulseCheck_A 001625600833500
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_hi_err_update_sync.SrcPulseCheck_M 001829368963500
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_lo.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_lo.MubiIsNotYetSupported_A 0018293689618177251800
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_lo_err_update_sync.DstPulseCheck_A 001625600833200
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_lo_err_update_sync.SrcPulseCheck_M 001829368963200
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.BusySrcReqChk_A 0016256008320954100
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.DstReqKnown_A 00914678599088578600
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.SrcAckBusyChk_A 001625600832381100
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.SrcBusyKnown_A 0016256008315978778700
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 0091467859106300
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001625600832487400
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 00914678592378200
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_src_to_dst_req.DstPulseCheck_A 00914678592381100
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_src_to_dst_req.SrcPulseCheck_M 001625600832381100
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.BusySrcReqChk_A 0016256008325751500
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.DstReqKnown_A 00914678599088578600
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.SrcAckBusyChk_A 001625600832974300
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.SrcBusyKnown_A 0016256008315978778700
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001625600832974300
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 00914678592974600
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.u_src_to_dst_req.DstPulseCheck_A 00914678592974300
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.u_src_to_dst_req.SrcPulseCheck_M 001625600832979100
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_hi.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_hi.MubiIsNotYetSupported_A 00914678599088578600
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_hi_err_update_sync.DstPulseCheck_A 001625600833100
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_hi_err_update_sync.SrcPulseCheck_M 00914678593100
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_lo.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_lo.MubiIsNotYetSupported_A 00914678599088578600
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_lo_err_update_sync.DstPulseCheck_A 001625600834000
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_lo_err_update_sync.SrcPulseCheck_M 00914678594000
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.BusySrcReqChk_A 001625600838798600
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.DstReqKnown_A 0036777087336305497600
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.SrcAckBusyChk_A 001625600832381100
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.SrcBusyKnown_A 0016256008315978778700
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00367770873106300
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001625600832487400
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 003677708732381100
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_src_to_dst_req.DstPulseCheck_A 003677708732381100
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_src_to_dst_req.SrcPulseCheck_M 001625600832381100
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.BusySrcReqChk_A 0016256008310928900
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.DstReqKnown_A 0036777087336305497600
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.SrcAckBusyChk_A 001625600832988000
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.SrcBusyKnown_A 0016256008315978778700
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001625600832987800
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 003677708732989100
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.u_src_to_dst_req.DstPulseCheck_A 003677708732989000
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.u_src_to_dst_req.SrcPulseCheck_M 001625600832990200
tb.dut.u_reg.u_io_meas_ctrl_shadowed_hi.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_io_meas_ctrl_shadowed_hi.MubiIsNotYetSupported_A 0036777087336305497600
tb.dut.u_reg.u_io_meas_ctrl_shadowed_hi_err_update_sync.DstPulseCheck_A 001625600832900
tb.dut.u_reg.u_io_meas_ctrl_shadowed_hi_err_update_sync.SrcPulseCheck_M 003677708732900
tb.dut.u_reg.u_io_meas_ctrl_shadowed_lo.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_io_meas_ctrl_shadowed_lo.MubiIsNotYetSupported_A 0036777087336305497600
tb.dut.u_reg.u_io_meas_ctrl_shadowed_lo_err_update_sync.DstPulseCheck_A 001625600832900
tb.dut.u_reg.u_io_meas_ctrl_shadowed_lo_err_update_sync.SrcPulseCheck_M 003677708732900
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.BusySrcReqChk_A 001625600838689100
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.DstReqKnown_A 0039352619538854393900
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.SrcAckBusyChk_A 001625600832381100
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.SrcBusyKnown_A 0016256008315978778700
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00393526195106300
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001625600832487400
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 003935261952381100
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_src_to_dst_req.DstPulseCheck_A 003935261952381100
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_src_to_dst_req.SrcPulseCheck_M 001625600832381100
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.BusySrcReqChk_A 0016256008310854100
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.DstReqKnown_A 0039352619538854393900
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.SrcAckBusyChk_A 001625600832993300
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.SrcBusyKnown_A 0016256008315978778700
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001625600832993000
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 003935261952994700
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.u_src_to_dst_req.DstPulseCheck_A 003935261952994300
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.u_src_to_dst_req.SrcPulseCheck_M 001625600832995700
tb.dut.u_reg.u_main_meas_ctrl_shadowed_hi.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_main_meas_ctrl_shadowed_hi.MubiIsNotYetSupported_A 0039352619538854393900
tb.dut.u_reg.u_main_meas_ctrl_shadowed_hi_err_update_sync.DstPulseCheck_A 001625600833100
tb.dut.u_reg.u_main_meas_ctrl_shadowed_hi_err_update_sync.SrcPulseCheck_M 003935261953100
tb.dut.u_reg.u_main_meas_ctrl_shadowed_lo.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_main_meas_ctrl_shadowed_lo.MubiIsNotYetSupported_A 0039352619538854393900
tb.dut.u_reg.u_main_meas_ctrl_shadowed_lo_err_update_sync.DstPulseCheck_A 001625600833100
tb.dut.u_reg.u_main_meas_ctrl_shadowed_lo_err_update_sync.SrcPulseCheck_M 003935261953100
tb.dut.u_reg.u_reg_if.AllowedLatency_A 001010101000
tb.dut.u_reg.u_reg_if.MatchedWidthAssert 001010101000
tb.dut.u_reg.u_reg_if.u_err.dataWidthOnly32_A 001010101000
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.DataWidthCheck_A 001010101000
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.PayLoadWidthCheck 001010101000
tb.dut.u_reg.u_rsp_intg_gen.DataWidthCheck_A 001010101000
tb.dut.u_reg.u_rsp_intg_gen.PayLoadWidthCheck 001010101000
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.BusySrcReqChk_A 0016256008312691300
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.DstReqKnown_A 0018884773518646030100
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.SrcAckBusyChk_A 001625600832329500
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.SrcBusyKnown_A 0016256008315978778700
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00188847735106300
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001625600832435800
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 001888477352321100
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_src_to_dst_req.DstPulseCheck_A 001888477352331900
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_src_to_dst_req.SrcPulseCheck_M 001625600832381100
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.BusySrcReqChk_A 0016256008315944200
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.DstReqKnown_A 0018884773518646030100
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.SrcAckBusyChk_A 001625600832966900
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.SrcBusyKnown_A 0016256008315978778700
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001625600832963700
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 001888477352984900
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.u_src_to_dst_req.DstPulseCheck_A 001888477352980400
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.u_src_to_dst_req.SrcPulseCheck_M 001625600832998800
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_hi.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_hi.MubiIsNotYetSupported_A 0018884773518646030100
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_hi_err_update_sync.DstPulseCheck_A 001625600833400
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_hi_err_update_sync.SrcPulseCheck_M 001888477353400
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_lo.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_lo.MubiIsNotYetSupported_A 0018884773518646030100
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_lo_err_update_sync.DstPulseCheck_A 001625600833500
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_lo_err_update_sync.SrcPulseCheck_M 001888477353500
tb.dut.u_reg.wePulse 0016256008363397700
tb.dut.u_usb_meas.u_calib_rdy_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_usb_meas.u_calib_rdy_sync.OutputsKnown_A 0016159476315892555900
tb.dut.u_usb_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0016159476315891841302415
tb.dut.u_usb_meas.u_err_sync.SyncReqAckAckNeedsReq 00161594763278600
tb.dut.u_usb_meas.u_err_sync.SyncReqAckHoldReq 00187276026278600
tb.dut.u_usb_meas.u_meas.RefCntVal_A 0080580500
tb.dut.u_usb_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckAckNeedsReq 00187276026291222800
tb.dut.u_usb_meas.u_meas.gen_timeout_assert.ClkRatios_A 0080580500
tb.dut.u_usb_meas.u_meas.u_sync_ref.DstPulseCheck_A 0018727602610501900
tb.dut.u_usb_meas.u_meas.u_sync_ref.SrcPulseCheck_M 001298679910458100
tb.dut.u_usb_root_ctrl.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_usb_root_ctrl.u_scanmode_sync.OutputsKnown_A 0018727602618611153700
tb.dut.u_usb_root_ctrl.u_scanmode_sync.gen_no_flops.OutputDelay_A 0018727602618611153700

Assertions Incomplete:
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETESRC
tb.dut.clkmgr_lost_calib_regwen_sva_if.RegwenOff_A 0016159476320412797056
tb.dut.clkmgr_sec_cm_checker_assert.IoClkBypReqFalse_A 0016159476315871097402415
tb.dut.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0016159476315891841302415
tb.dut.u_clk_main_aes_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0039025175538546203102415
tb.dut.u_clk_main_hmac_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0039025175538546203102415
tb.dut.u_clk_main_kmac_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0039025175538546203102415
tb.dut.u_clk_main_otbn_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0039025175538546203102415
tb.dut.u_clkmgr_byp.u_all_ack_sync.gen_flops.gen_stable_chks.OutputDelay_A 0016159476315891841302415
tb.dut.u_clkmgr_byp.u_en_sync.gen_flops.OutputDelay_A 0016159476315891841302415
tb.dut.u_clkmgr_byp.u_io_ack_sync.gen_flops.gen_stable_chks.OutputDelay_A 0016159476315891841302415
tb.dut.u_clkmgr_byp.u_lc_byp_req.gen_flops.OutputDelay_A 0016159476315891841302415
tb.dut.u_io_div2_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0016159476315891841302415
tb.dut.u_io_div4_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0016159476315891841302415
tb.dut.u_io_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0016159476315891841302415
tb.dut.u_io_step_down_req_sync.gen_flops.gen_stable_chks.OutputDelay_A 0036462754236009628202415
tb.dut.u_main_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0016159476315891841302415
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00182936896001010
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 0091467859001010
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00367770873001010
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00393526195001010
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00188847735001010
tb.dut.u_usb_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0016159476315891841302415


Detail Report for Cover Sequences

Cover Sequences Uncovered:
COVER SEQUENCESCATEGORYSEVERITYATTEMPTSALL MATCHESFIRST MATCHESINCOMPLETESRC
tb.dut.tlul_assert_device.gen_device_cov.a_addressChangedNotAccepted_C 00162560723000
tb.dut.tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C 00162560723000
tb.dut.tlul_assert_device.gen_device_cov.a_maskChangedNotAccepted_C 00162560723000
tb.dut.tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C 00162560723000
tb.dut.tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C 00162560723000
tb.dut.tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C 00162560723000

Cover Sequences All Matches:
COVER SEQUENCESCATEGORYSEVERITYATTEMPTSALL MATCHESFIRST MATCHESINCOMPLETESRC
tb.dut.tlul_assert_device.gen_device_cov.aValidNotAccepted_C 00162560723624862480
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C 00162560723285328530
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C 0016256072310577105770
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C 001625607238278482784756

Cover Sequences First Matches:
COVER SEQUENCESCATEGORYSEVERITYATTEMPTSALL MATCHESFIRST MATCHESINCOMPLETESRC
tb.dut.tlul_assert_device.gen_device_cov.aValidNotAccepted_C 00162560723624862480
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C 00162560723285328530
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C 0016256072310577105770
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C 001625607238278482784756

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%