Assertions
dashboard | hierarchy | modlist | groups | tests | asserts

Assertions by Category
ASSERTPROPERTIESSEQUENCES
Total694010
Category 0694010


Assertions by Severity
ASSERTPROPERTIESSEQUENCES
Total694010
Severity 0694010


Summary for Assertions
NUMBERPERCENT
Total Number694100.00
Uncovered152.16
Success67997.84
Failure00.00
Incomplete223.17
Without Attempts00.00


Summary for Cover Sequences
NUMBERPERCENT
Total Number10100.00
Uncovered660.00
All Matches440.00
First Matches440.00


Detail Report for Assertions

Assertions Uncovered:
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETESRC
tb.dut.u_io_div2_meas.u_meas.MaxWidth_A 00230354170000
tb.dut.u_io_div2_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckHoldReq 0015796370000
tb.dut.u_io_div4_meas.u_meas.MaxWidth_A 00115176481000
tb.dut.u_io_div4_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckHoldReq 0015796370000
tb.dut.u_io_meas.u_meas.MaxWidth_A 00462284330000
tb.dut.u_io_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckHoldReq 0015796370000
tb.dut.u_main_meas.u_meas.MaxWidth_A 00492655958000
tb.dut.u_main_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckHoldReq 0015796370000
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00231625685001010
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00115812246001010
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00464922437001010
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00495404097001010
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00237782851001010
tb.dut.u_usb_meas.u_meas.MaxWidth_A 00236463771000
tb.dut.u_usb_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckHoldReq 0015796370000

Assertions Success:
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETESRC
tb.dut.AlertsKnownO_A 0014676717114420673000
tb.dut.AllClkBypReqKnownO_A 0014676717114420673000
tb.dut.CgEnKnownO_A 0014676717114420673000
tb.dut.ClocksKownO_A 0014676717114420673000
tb.dut.FpvSecCmClkMainAesCountCheck_A 001467671713300
tb.dut.FpvSecCmClkMainHmacCountCheck_A 001467671713600
tb.dut.FpvSecCmClkMainKmacCountCheck_A 001467671713400
tb.dut.FpvSecCmClkMainOtbnCountCheck_A 001467671713500
tb.dut.FpvSecCmRegWeOnehotCheck_A 001467671718000
tb.dut.IoClkBypReqKnownO_A 0014676717114420673000
tb.dut.JitterEnableKnownO_A 0014676717114420673000
tb.dut.LcCtrlClkBypAckKnownO_A 0014676717114420673000
tb.dut.PwrMgrKnownO_A 0014676717114420673000
tb.dut.TlAReadyKnownO_A 0014676717114420673000
tb.dut.TlDValidKnownO_A 0014676717114420673000
tb.dut.clkmgr_aes_trans_sva_if.TransStart_A 00492656416376700
tb.dut.clkmgr_aes_trans_sva_if.TransStop_A 00492656416188700
tb.dut.clkmgr_aon_cg_aon_peri.CgEn_A 0080580500
tb.dut.clkmgr_aon_cg_aon_powerup.CgEn_A 0080580500
tb.dut.clkmgr_aon_cg_aon_secure.CgEn_A 0080580500
tb.dut.clkmgr_aon_cg_aon_timers.CgEn_A 0080580500
tb.dut.clkmgr_aon_cg_io_div2_powerup.CgEn_A 0080580500
tb.dut.clkmgr_aon_cg_io_div4_powerup.CgEn_A 0080580500
tb.dut.clkmgr_aon_cg_io_powerup.CgEn_A 0080580500
tb.dut.clkmgr_aon_cg_main_powerup.CgEn_A 0080580500
tb.dut.clkmgr_aon_cg_usb_powerup.CgEn_A 0080580500
tb.dut.clkmgr_cg_io_div2_infra.CgEnOff_A 0023035417014600
tb.dut.clkmgr_cg_io_div2_infra.CgEnOn_A 0023035417014600
tb.dut.clkmgr_cg_io_div2_peri.CgEnOff_A 00230354170790700
tb.dut.clkmgr_cg_io_div2_peri.CgEnOn_A 00230354170557900
tb.dut.clkmgr_cg_io_div4_infra.CgEnOff_A 0011517648114600
tb.dut.clkmgr_cg_io_div4_infra.CgEnOn_A 0011517648114600
tb.dut.clkmgr_cg_io_div4_peri.CgEnOff_A 00115176481786900
tb.dut.clkmgr_cg_io_div4_peri.CgEnOn_A 00115176481554100
tb.dut.clkmgr_cg_io_div4_secure.CgEnOff_A 0011517648114600
tb.dut.clkmgr_cg_io_div4_secure.CgEnOn_A 0011517648114600
tb.dut.clkmgr_cg_io_div4_timers.CgEnOff_A 0011517648114600
tb.dut.clkmgr_cg_io_div4_timers.CgEnOn_A 0011517648114600
tb.dut.clkmgr_cg_io_infra.CgEnOff_A 0046228433014600
tb.dut.clkmgr_cg_io_infra.CgEnOn_A 0046228433013900
tb.dut.clkmgr_cg_io_peri.CgEnOff_A 00462284330794500
tb.dut.clkmgr_cg_io_peri.CgEnOn_A 00462284330561000
tb.dut.clkmgr_cg_main_aes.CgEnOff_A 00492655958391800
tb.dut.clkmgr_cg_main_aes.CgEnOn_A 00492655958391100
tb.dut.clkmgr_cg_main_hmac.CgEnOff_A 00492655958384900
tb.dut.clkmgr_cg_main_hmac.CgEnOn_A 00492655958384200
tb.dut.clkmgr_cg_main_infra.CgEnOff_A 0049265595815100
tb.dut.clkmgr_cg_main_infra.CgEnOn_A 0049265595814400
tb.dut.clkmgr_cg_main_kmac.CgEnOff_A 00492655958389300
tb.dut.clkmgr_cg_main_kmac.CgEnOn_A 00492655958388600
tb.dut.clkmgr_cg_main_otbn.CgEnOff_A 00492655958386900
tb.dut.clkmgr_cg_main_otbn.CgEnOn_A 00492655958386200
tb.dut.clkmgr_cg_main_secure.CgEnOff_A 0049265595815100
tb.dut.clkmgr_cg_main_secure.CgEnOn_A 0049265595814400
tb.dut.clkmgr_cg_usb_infra.CgEnOff_A 0023646377113900
tb.dut.clkmgr_cg_usb_infra.CgEnOn_A 0023646377113700
tb.dut.clkmgr_cg_usb_peri.CgEnOff_A 00236463771795600
tb.dut.clkmgr_cg_usb_peri.CgEnOn_A 00236463771561900
tb.dut.clkmgr_csr_assert.TlulOOBAddrErr_A 00147706361477942300
tb.dut.clkmgr_csr_assert.clk_enables_rd_A 001477063613896600
tb.dut.clkmgr_csr_assert.clk_hints_rd_A 001477063613425600
tb.dut.clkmgr_csr_assert.extclk_ctrl_rd_A 001477063614180800
tb.dut.clkmgr_csr_assert.extclk_ctrl_regwen_rd_A 001477063613254600
tb.dut.clkmgr_csr_assert.jitter_enable_rd_A 001477063614820000
tb.dut.clkmgr_csr_assert.jitter_regwen_rd_A 001477063613723700
tb.dut.clkmgr_div2_sva_if.g_div2.Div2Stepped_A 00462284794415800
tb.dut.clkmgr_div2_sva_if.g_div2.Div2Whole_A 00462284794498300
tb.dut.clkmgr_div4_sva_if.g_div4.Div4Stepped_A 00230354616405700
tb.dut.clkmgr_div4_sva_if.g_div4.Div4Whole_A 00230354616464800
tb.dut.clkmgr_extclk_sva_if.AllClkBypReqFall_A 00146767171388800
tb.dut.clkmgr_extclk_sva_if.AllClkBypReqRise_A 00146767171388800
tb.dut.clkmgr_extclk_sva_if.HiSpeedSelFall_A 00146767171226000
tb.dut.clkmgr_extclk_sva_if.HiSpeedSelRise_A 00146767171226000
tb.dut.clkmgr_extclk_sva_if.IoClkBypReqFall_A 00146767171486600
tb.dut.clkmgr_extclk_sva_if.IoClkBypReqRise_A 00146767171486600
tb.dut.clkmgr_hmac_trans_sva_if.TransStart_A 00492656416369800
tb.dut.clkmgr_hmac_trans_sva_if.TransStop_A 00492656416188400
tb.dut.clkmgr_io_div2_peri_sva_if.GateClose_A 00230354616364400
tb.dut.clkmgr_io_div2_peri_sva_if.GateOpen_A 00230354616531700
tb.dut.clkmgr_io_div4_peri_sva_if.GateClose_A 00115176885341900
tb.dut.clkmgr_io_div4_peri_sva_if.GateOpen_A 00115176885509200
tb.dut.clkmgr_io_peri_sva_if.GateClose_A 00462284794363700
tb.dut.clkmgr_io_peri_sva_if.GateOpen_A 00462284794531200
tb.dut.clkmgr_kmac_trans_sva_if.TransStart_A 00492656416374200
tb.dut.clkmgr_kmac_trans_sva_if.TransStop_A 00492656416188400
tb.dut.clkmgr_lost_calib_io_ctrl_en_sva_if.CtrlEnOn_A 001467671711007800
tb.dut.clkmgr_lost_calib_io_div2_ctrl_en_sva_if.CtrlEnOn_A 001467671711356700
tb.dut.clkmgr_lost_calib_io_div4_ctrl_en_sva_if.CtrlEnOn_A 001467671712052600
tb.dut.clkmgr_lost_calib_main_ctrl_en_sva_if.CtrlEnOn_A 00146767171985800
tb.dut.clkmgr_lost_calib_regwen_sva_if.RegwenOff_A 0014676717118603911056
tb.dut.clkmgr_lost_calib_usb_ctrl_en_sva_if.CtrlEnOn_A 001467671711357600
tb.dut.clkmgr_otbn_trans_sva_if.TransStart_A 00492656416371800
tb.dut.clkmgr_otbn_trans_sva_if.TransStop_A 00492656416188300
tb.dut.clkmgr_pwrmgr_io_sva_if.StatusFall_A 0014676717113700
tb.dut.clkmgr_pwrmgr_io_sva_if.StatusRise_A 0014676717113700
tb.dut.clkmgr_pwrmgr_main_sva_if.StatusFall_A 0014676717114400
tb.dut.clkmgr_pwrmgr_main_sva_if.StatusRise_A 0014676717114400
tb.dut.clkmgr_pwrmgr_usb_sva_if.StatusFall_A 0014676717113700
tb.dut.clkmgr_pwrmgr_usb_sva_if.StatusRise_A 0014676717113700
tb.dut.clkmgr_sec_cm_checker_assert.AllClkBypReqFalse_A 0014676717114408295100
tb.dut.clkmgr_sec_cm_checker_assert.AllClkBypReqTrue_A 0014676717112144200
tb.dut.clkmgr_sec_cm_checker_assert.IoClkBypReqFalse_A 0014676717114400721302415
tb.dut.clkmgr_sec_cm_checker_assert.IoClkBypReqTrue_A 0014676717119250600
tb.dut.clkmgr_sec_cm_checker_assert.LcClkBypAckFalse_A 0014676717114408958700
tb.dut.clkmgr_sec_cm_checker_assert.LcClkBypAckTrue_A 0014676717111480600
tb.dut.clkmgr_usb_peri_sva_if.GateClose_A 00236464197362600
tb.dut.clkmgr_usb_peri_sva_if.GateOpen_A 00236464197530300
tb.dut.tlul_assert_device.aKnown_A 001477063611888466500
tb.dut.tlul_assert_device.aKnown_AKnownEnable 0014770636114503934800
tb.dut.tlul_assert_device.aReadyKnown_A 0014770636114503934800
tb.dut.tlul_assert_device.dKnown_A 001477063611844324500
tb.dut.tlul_assert_device.dKnown_AKnownEnable 0014770636114503934800
tb.dut.tlul_assert_device.dReadyKnown_A 0014770636114503934800
tb.dut.tlul_assert_device.gen_assert_final[0].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[100].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[101].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[102].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[103].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[104].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[105].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[106].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[107].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[108].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[109].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[10].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[110].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[111].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[112].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[113].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[114].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[115].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[116].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[117].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[118].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[119].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[11].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[120].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[121].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[122].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[123].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[124].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[125].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[126].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[127].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[128].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[129].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[12].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[130].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[131].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[132].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[133].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[134].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[135].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[136].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[137].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[138].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[139].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[13].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[140].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[141].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[142].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[143].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[144].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[145].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[146].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[147].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[148].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[149].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[14].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[150].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[151].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[152].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[153].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[154].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[155].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[156].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[157].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[158].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[159].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[15].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[160].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[161].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[162].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[163].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[164].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[165].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[166].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[167].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[168].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[169].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[16].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[170].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[171].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[172].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[173].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[174].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[175].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[176].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[177].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[178].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[179].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[17].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[180].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[181].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[182].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[183].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[184].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[185].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[186].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[187].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[188].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[189].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[18].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[190].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[191].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[192].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[193].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[194].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[195].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[196].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[197].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[198].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[199].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[19].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[1].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[200].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[201].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[202].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[203].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[204].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[205].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[206].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[207].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[208].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[209].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[20].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[210].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[211].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[212].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[213].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[214].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[215].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[216].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[217].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[218].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[219].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[21].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[220].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[221].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[222].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[223].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[224].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[225].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[226].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[227].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[228].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[229].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[22].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[230].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[231].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[232].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[233].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[234].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[235].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[236].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[237].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[238].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[239].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[23].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[240].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[241].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[242].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[243].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[244].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[245].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[246].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[247].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[248].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[249].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[24].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[250].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[251].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[252].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[253].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[254].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[255].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[25].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[26].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[27].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[28].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[29].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[2].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[30].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[31].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[32].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[33].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[34].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[35].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[36].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[37].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[38].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[39].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[3].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[40].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[41].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[42].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[43].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[44].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[45].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[46].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[47].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[48].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[49].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[4].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[50].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[51].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[52].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[53].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[54].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[55].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[56].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[57].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[58].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[59].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[5].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[60].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[61].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[62].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[63].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[64].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[65].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[66].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[67].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[68].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[69].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[6].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[70].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[71].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[72].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[73].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[74].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[75].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[76].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[77].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[78].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[79].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[7].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[80].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[81].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[82].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[83].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[84].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[85].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[86].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[87].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[88].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[89].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[8].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[90].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[91].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[92].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[93].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[94].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[95].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[96].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[97].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[98].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[99].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[9].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_device.aDataKnown_M 001477070201556696100
tb.dut.tlul_assert_device.gen_device.addrSizeAlignedErr_A 00147706361257299300
tb.dut.tlul_assert_device.gen_device.contigMask_M 0014770702020920400
tb.dut.tlul_assert_device.gen_device.dDataKnown_A 0014770702013553200
tb.dut.tlul_assert_device.gen_device.legalAOpcodeErr_A 00147706361284207600
tb.dut.tlul_assert_device.gen_device.legalAParam_M 001477070201888466500
tb.dut.tlul_assert_device.gen_device.legalDParam_A 001477070201844324500
tb.dut.tlul_assert_device.gen_device.pendingReqPerSrc_M 001477070201888466500
tb.dut.tlul_assert_device.gen_device.respMustHaveReq_A 001477070201844324500
tb.dut.tlul_assert_device.gen_device.respOpcode_A 001477070201844324500
tb.dut.tlul_assert_device.gen_device.respSzEqReqSz_A 001477070201844324500
tb.dut.tlul_assert_device.gen_device.sizeGTEMaskErr_A 00147706361153773100
tb.dut.tlul_assert_device.gen_device.sizeMatchesMaskErr_A 00147706361117736600
tb.dut.tlul_assert_device.p_dbw.TlDbw_A 001010101000
tb.dut.u_calib_rdy_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_calib_rdy_sync.OutputsKnown_A 0014676717114420673000
tb.dut.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0014676717114419956702415
tb.dut.u_clk_io_div2_peri_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_io_div2_peri_scanmode_sync.OutputsKnown_A 0014676717114420673000
tb.dut.u_clk_io_div2_peri_scanmode_sync.gen_no_flops.OutputDelay_A 0014676717114420673000
tb.dut.u_clk_io_div4_peri_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_io_div4_peri_scanmode_sync.OutputsKnown_A 0014676717114420673000
tb.dut.u_clk_io_div4_peri_scanmode_sync.gen_no_flops.OutputDelay_A 0014676717114420673000
tb.dut.u_clk_io_peri_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_io_peri_scanmode_sync.OutputsKnown_A 0014676717114420673000
tb.dut.u_clk_io_peri_scanmode_sync.gen_no_flops.OutputDelay_A 0014676717114420673000
tb.dut.u_clk_main_aes_trans.u_idle_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_main_aes_trans.u_idle_sync.OutputsKnown_A 0049265595848807227800
tb.dut.u_clk_main_aes_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0049265595848806519202415
tb.dut.u_clk_main_aes_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 004926559583198800
tb.dut.u_clk_main_aes_trans.u_prim_mubi4_sender.OutputsKnown_A 0049265595848807227800
tb.dut.u_clk_main_aes_trans.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_main_aes_trans.u_scanmode_sync.OutputsKnown_A 0049265595848807227800
tb.dut.u_clk_main_aes_trans.u_scanmode_sync.gen_no_flops.OutputDelay_A 0049265595848807227800
tb.dut.u_clk_main_hmac_trans.u_idle_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_main_hmac_trans.u_idle_sync.OutputsKnown_A 0049265595848807227800
tb.dut.u_clk_main_hmac_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0049265595848806519202415
tb.dut.u_clk_main_hmac_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 004926559583188800
tb.dut.u_clk_main_hmac_trans.u_prim_mubi4_sender.OutputsKnown_A 0049265595848807227800
tb.dut.u_clk_main_hmac_trans.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_main_hmac_trans.u_scanmode_sync.OutputsKnown_A 0049265595848807227800
tb.dut.u_clk_main_hmac_trans.u_scanmode_sync.gen_no_flops.OutputDelay_A 0049265595848807227800
tb.dut.u_clk_main_kmac_trans.u_idle_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_main_kmac_trans.u_idle_sync.OutputsKnown_A 0049265595848807227800
tb.dut.u_clk_main_kmac_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0049265595848806519202415
tb.dut.u_clk_main_kmac_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 004926559583188300
tb.dut.u_clk_main_kmac_trans.u_prim_mubi4_sender.OutputsKnown_A 0049265595848807227800
tb.dut.u_clk_main_kmac_trans.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_main_kmac_trans.u_scanmode_sync.OutputsKnown_A 0049265595848807227800
tb.dut.u_clk_main_kmac_trans.u_scanmode_sync.gen_no_flops.OutputDelay_A 0049265595848807227800
tb.dut.u_clk_main_otbn_trans.u_idle_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_main_otbn_trans.u_idle_sync.OutputsKnown_A 0049265595848807227800
tb.dut.u_clk_main_otbn_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0049265595848806519202415
tb.dut.u_clk_main_otbn_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 004926559583204600
tb.dut.u_clk_main_otbn_trans.u_prim_mubi4_sender.OutputsKnown_A 0049265595848807227800
tb.dut.u_clk_main_otbn_trans.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_main_otbn_trans.u_scanmode_sync.OutputsKnown_A 0049265595848807227800
tb.dut.u_clk_main_otbn_trans.u_scanmode_sync.gen_no_flops.OutputDelay_A 0049265595848807227800
tb.dut.u_clk_usb_peri_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_usb_peri_scanmode_sync.OutputsKnown_A 0014676717114420673000
tb.dut.u_clk_usb_peri_scanmode_sync.gen_no_flops.OutputDelay_A 0014676717114420673000
tb.dut.u_clkmgr_byp.u_all_ack_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clkmgr_byp.u_all_ack_sync.OutputsKnown_A 0014676717114420673000
tb.dut.u_clkmgr_byp.u_all_ack_sync.gen_flops.gen_stable_chks.OutputDelay_A 0014676717114419956702415
tb.dut.u_clkmgr_byp.u_all_ack_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 001467671711842800
tb.dut.u_clkmgr_byp.u_all_byp_req.OutputsKnown_A 0014676717114420673000
tb.dut.u_clkmgr_byp.u_en_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clkmgr_byp.u_en_sync.OutputsKnown_A 0014676717114420673000
tb.dut.u_clkmgr_byp.u_en_sync.gen_flops.OutputDelay_A 0014676717114419956702415
tb.dut.u_clkmgr_byp.u_hi_speed_sel.OutputsKnown_A 0014676717114420673000
tb.dut.u_clkmgr_byp.u_io_ack_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clkmgr_byp.u_io_ack_sync.OutputsKnown_A 0014676717114420673000
tb.dut.u_clkmgr_byp.u_io_ack_sync.gen_flops.gen_stable_chks.OutputDelay_A 0014676717114419956702415
tb.dut.u_clkmgr_byp.u_io_ack_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 001467671711600700
tb.dut.u_clkmgr_byp.u_io_byp_req.OutputsKnown_A 0014676717114420673000
tb.dut.u_clkmgr_byp.u_lc_byp_req.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clkmgr_byp.u_lc_byp_req.OutputsKnown_A 0014676717114420673000
tb.dut.u_clkmgr_byp.u_lc_byp_req.gen_flops.OutputDelay_A 0014676717114419956702415
tb.dut.u_io_div2_div_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_div2_div_scanmode_sync.OutputsKnown_A 0014676717114420673000
tb.dut.u_io_div2_div_scanmode_sync.gen_no_flops.OutputDelay_A 0014676717114420673000
tb.dut.u_io_div2_meas.u_calib_rdy_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_div2_meas.u_calib_rdy_sync.OutputsKnown_A 0014676717114420673000
tb.dut.u_io_div2_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0014676717114419956702415
tb.dut.u_io_div2_meas.u_err_sync.SyncReqAckAckNeedsReq 00146767171281800
tb.dut.u_io_div2_meas.u_err_sync.SyncReqAckHoldReq 00230354170281800
tb.dut.u_io_div2_meas.u_meas.RefCntVal_A 0080580500
tb.dut.u_io_div2_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckAckNeedsReq 00230354170349812300
tb.dut.u_io_div2_meas.u_meas.gen_timeout_assert.ClkRatios_A 0080580500
tb.dut.u_io_div2_meas.u_meas.u_sync_ref.DstPulseCheck_A 002303541709248100
tb.dut.u_io_div2_meas.u_meas.u_sync_ref.SrcPulseCheck_M 00155665199125700
tb.dut.u_io_div2_root_ctrl.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_div2_root_ctrl.u_scanmode_sync.OutputsKnown_A 0023035417023035417000
tb.dut.u_io_div2_root_ctrl.u_scanmode_sync.gen_no_flops.OutputDelay_A 0023035417023035417000
tb.dut.u_io_div4_div_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_div4_div_scanmode_sync.OutputsKnown_A 0014676717114420673000
tb.dut.u_io_div4_div_scanmode_sync.gen_no_flops.OutputDelay_A 0014676717114420673000
tb.dut.u_io_div4_meas.u_calib_rdy_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_div4_meas.u_calib_rdy_sync.OutputsKnown_A 0014676717114420673000
tb.dut.u_io_div4_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0014676717114419956702415
tb.dut.u_io_div4_meas.u_err_sync.SyncReqAckAckNeedsReq 00146767171265300
tb.dut.u_io_div4_meas.u_err_sync.SyncReqAckHoldReq 00115176481265300
tb.dut.u_io_div4_meas.u_meas.RefCntVal_A 0080580500
tb.dut.u_io_div4_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckAckNeedsReq 00115176481334006300
tb.dut.u_io_div4_meas.u_meas.gen_timeout_assert.ClkRatios_A 0080580500
tb.dut.u_io_div4_meas.u_meas.u_sync_ref.DstPulseCheck_A 001151764819109800
tb.dut.u_io_div4_meas.u_meas.u_sync_ref.SrcPulseCheck_M 00155665198988300
tb.dut.u_io_div4_root_ctrl.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_div4_root_ctrl.u_scanmode_sync.OutputsKnown_A 0011517648111517648100
tb.dut.u_io_div4_root_ctrl.u_scanmode_sync.gen_no_flops.OutputDelay_A 0011517648111517648100
tb.dut.u_io_meas.u_calib_rdy_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_meas.u_calib_rdy_sync.OutputsKnown_A 0014676717114420673000
tb.dut.u_io_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0014676717114419956702415
tb.dut.u_io_meas.u_err_sync.SyncReqAckAckNeedsReq 00146767171285600
tb.dut.u_io_meas.u_err_sync.SyncReqAckHoldReq 00462284330285600
tb.dut.u_io_meas.u_meas.RefCntVal_A 0080580500
tb.dut.u_io_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckAckNeedsReq 00462284330349822800
tb.dut.u_io_meas.u_meas.gen_timeout_assert.ClkRatios_A 0080580500
tb.dut.u_io_meas.u_meas.u_sync_ref.DstPulseCheck_A 004622843309309600
tb.dut.u_io_meas.u_meas.u_sync_ref.SrcPulseCheck_M 00155665199186500
tb.dut.u_io_root_ctrl.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_root_ctrl.u_scanmode_sync.OutputsKnown_A 0046228433046014125200
tb.dut.u_io_root_ctrl.u_scanmode_sync.gen_no_flops.OutputDelay_A 0046228433046014125200
tb.dut.u_io_step_down_req_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_step_down_req_sync.OutputsKnown_A 0046228433045795385300
tb.dut.u_io_step_down_req_sync.gen_flops.gen_stable_chks.OutputDelay_A 0046228433045794684202415
tb.dut.u_io_step_down_req_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 004622843302610100
tb.dut.u_main_meas.u_calib_rdy_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_main_meas.u_calib_rdy_sync.OutputsKnown_A 0014676717114420673000
tb.dut.u_main_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0014676717114419956702415
tb.dut.u_main_meas.u_err_sync.SyncReqAckAckNeedsReq 00146767171268800
tb.dut.u_main_meas.u_err_sync.SyncReqAckHoldReq 00492655958268800
tb.dut.u_main_meas.u_meas.RefCntVal_A 0080580500
tb.dut.u_main_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckAckNeedsReq 00492655958350252500
tb.dut.u_main_meas.u_meas.gen_timeout_assert.ClkRatios_A 0080580500
tb.dut.u_main_meas.u_meas.u_sync_ref.DstPulseCheck_A 0049265595811180600
tb.dut.u_main_meas.u_meas.u_sync_ref.SrcPulseCheck_M 001577728011121700
tb.dut.u_main_root_ctrl.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_main_root_ctrl.u_scanmode_sync.OutputsKnown_A 0049265595849038909300
tb.dut.u_main_root_ctrl.u_scanmode_sync.gen_no_flops.OutputDelay_A 0049265595849038909300
tb.dut.u_no_scan_io_div2_div.gen_generic.u_impl_generic.DivEven_A 0080580500
tb.dut.u_no_scan_io_div2_div.gen_generic.u_impl_generic.gen_div2.u_step_down_mux.gen_generic.u_impl_generic.selKnown0 0023007118123007037600
tb.dut.u_no_scan_io_div2_div.gen_generic.u_impl_generic.gen_div2.u_step_down_mux.gen_generic.u_impl_generic.selKnown1 0046228433046228352500
tb.dut.u_no_scan_io_div2_div.gen_generic.u_impl_generic.u_clk_mux.gen_generic.u_impl_generic.selKnown0 0023035417023035336500
tb.dut.u_no_scan_io_div2_div.gen_generic.u_impl_generic.u_clk_mux.gen_generic.u_impl_generic.selKnown1 0046228433046228352500
tb.dut.u_no_scan_io_div4_div.gen_generic.u_impl_generic.DivEven_A 0080580500
tb.dut.u_no_scan_io_div4_div.gen_generic.u_impl_generic.u_clk_mux.gen_generic.u_impl_generic.selKnown0 0011517648111517567600
tb.dut.u_no_scan_io_div4_div.gen_generic.u_impl_generic.u_clk_mux.gen_generic.u_impl_generic.selKnown1 0046228433046228352500
tb.dut.u_prim_mubi4_sender_clk_io_div2_infra.OutputsKnown_A 0023035417022925998600
tb.dut.u_prim_mubi4_sender_clk_io_div2_peri.OutputsKnown_A 0023035417022925998600
tb.dut.u_prim_mubi4_sender_clk_io_div4_infra.OutputsKnown_A 0011517648111462945700
tb.dut.u_prim_mubi4_sender_clk_io_div4_peri.OutputsKnown_A 0011517648111462945700
tb.dut.u_prim_mubi4_sender_clk_io_div4_secure.OutputsKnown_A 0011517648111462945700
tb.dut.u_prim_mubi4_sender_clk_io_div4_timers.OutputsKnown_A 0011517648111462945700
tb.dut.u_prim_mubi4_sender_clk_io_infra.OutputsKnown_A 0046228433045795385300
tb.dut.u_prim_mubi4_sender_clk_io_peri.OutputsKnown_A 0046228433045795385300
tb.dut.u_prim_mubi4_sender_clk_main_infra.OutputsKnown_A 0049265595848807227800
tb.dut.u_prim_mubi4_sender_clk_main_secure.OutputsKnown_A 0049265595848807227800
tb.dut.u_prim_mubi4_sender_clk_usb_infra.OutputsKnown_A 0023646377123424985900
tb.dut.u_prim_mubi4_sender_clk_usb_peri.OutputsKnown_A 0023646377123424985900
tb.dut.u_reg.en2addrHit 0014770636178873700
tb.dut.u_reg.reAfterRv 0014770636178873700
tb.dut.u_reg.rePulse 0014770636118792700
tb.dut.u_reg.u_chk.PayLoadWidthCheck 001010101000
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.BusySrcReqChk_A 0014770636112478300
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.DstReqKnown_A 0023162568523048415500
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.SrcAckBusyChk_A 001477063612421200
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.SrcBusyKnown_A 0014770636114503934800
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00231625685103200
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001477063612524400
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 002316256852421000
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_src_to_dst_req.DstPulseCheck_A 002316256852421200
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_src_to_dst_req.SrcPulseCheck_M 001477063612421200
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.BusySrcReqChk_A 0014770636115656200
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.DstReqKnown_A 0023162568523048415500
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.SrcAckBusyChk_A 001477063613015500
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.SrcBusyKnown_A 0014770636114503934800
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001477063613015400
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 002316256853016400
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.u_src_to_dst_req.DstPulseCheck_A 002316256853016100
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.u_src_to_dst_req.SrcPulseCheck_M 001477063613019100
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_hi.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_hi.MubiIsNotYetSupported_A 0023162568523048415500
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_hi_err_update_sync.DstPulseCheck_A 001477063614400
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_hi_err_update_sync.SrcPulseCheck_M 002316256854400
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_lo.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_lo.MubiIsNotYetSupported_A 0023162568523048415500
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_lo_err_update_sync.DstPulseCheck_A 001477063613700
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_lo_err_update_sync.SrcPulseCheck_M 002316256853700
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.BusySrcReqChk_A 0014770636119923400
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.DstReqKnown_A 0011581224611524160800
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.SrcAckBusyChk_A 001477063612421200
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.SrcBusyKnown_A 0014770636114503934800
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00115812246103200
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001477063612524400
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 001158122462419200
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_src_to_dst_req.DstPulseCheck_A 001158122462421200
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_src_to_dst_req.SrcPulseCheck_M 001477063612421200
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.BusySrcReqChk_A 0014770636125230100
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.DstReqKnown_A 0011581224611524160800
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.SrcAckBusyChk_A 001477063613025400
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.SrcBusyKnown_A 0014770636114503934800
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001477063613025100
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 001158122463026000
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.u_src_to_dst_req.DstPulseCheck_A 001158122463025700
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.u_src_to_dst_req.SrcPulseCheck_M 001477063613029100
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_hi.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_hi.MubiIsNotYetSupported_A 0011581224611524160800
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_hi_err_update_sync.DstPulseCheck_A 001477063614000
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_hi_err_update_sync.SrcPulseCheck_M 001158122464000
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_lo.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_lo.MubiIsNotYetSupported_A 0011581224611524160800
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_lo_err_update_sync.DstPulseCheck_A 001477063613900
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_lo_err_update_sync.SrcPulseCheck_M 001158122463900
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.BusySrcReqChk_A 001477063618834800
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.DstReqKnown_A 0046492243746040224900
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.SrcAckBusyChk_A 001477063612421200
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.SrcBusyKnown_A 0014770636114503934800
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00464922437103200
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001477063612524400
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 004649224372421200
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_src_to_dst_req.DstPulseCheck_A 004649224372421200
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_src_to_dst_req.SrcPulseCheck_M 001477063612421200
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.BusySrcReqChk_A 0014770636111077500
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.DstReqKnown_A 0046492243746040224900
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.SrcAckBusyChk_A 001477063613024100
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.SrcBusyKnown_A 0014770636114503934800
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001477063613023800
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 004649224373025300
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.u_src_to_dst_req.DstPulseCheck_A 004649224373025100
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.u_src_to_dst_req.SrcPulseCheck_M 001477063613026600
tb.dut.u_reg.u_io_meas_ctrl_shadowed_hi.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_io_meas_ctrl_shadowed_hi.MubiIsNotYetSupported_A 0046492243746040224900
tb.dut.u_reg.u_io_meas_ctrl_shadowed_hi_err_update_sync.DstPulseCheck_A 001477063614000
tb.dut.u_reg.u_io_meas_ctrl_shadowed_hi_err_update_sync.SrcPulseCheck_M 004649224374000
tb.dut.u_reg.u_io_meas_ctrl_shadowed_lo.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_io_meas_ctrl_shadowed_lo.MubiIsNotYetSupported_A 0046492243746040224900
tb.dut.u_reg.u_io_meas_ctrl_shadowed_lo_err_update_sync.DstPulseCheck_A 001477063614200
tb.dut.u_reg.u_io_meas_ctrl_shadowed_lo_err_update_sync.SrcPulseCheck_M 004649224374200
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.BusySrcReqChk_A 001477063618576500
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.DstReqKnown_A 0049540409749062283200
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.SrcAckBusyChk_A 001477063612421200
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.SrcBusyKnown_A 0014770636114503934800
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00495404097103200
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001477063612524400
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 004954040972421200
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_src_to_dst_req.DstPulseCheck_A 004954040972421200
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_src_to_dst_req.SrcPulseCheck_M 001477063612421200
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.BusySrcReqChk_A 0014770636110752300
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.DstReqKnown_A 0049540409749062283200
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.SrcAckBusyChk_A 001477063613023600
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.SrcBusyKnown_A 0014770636114503934800
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001477063613023400
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 004954040973025300
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.u_src_to_dst_req.DstPulseCheck_A 004954040973024700
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.u_src_to_dst_req.SrcPulseCheck_M 001477063613026600
tb.dut.u_reg.u_main_meas_ctrl_shadowed_hi.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_main_meas_ctrl_shadowed_hi.MubiIsNotYetSupported_A 0049540409749062283200
tb.dut.u_reg.u_main_meas_ctrl_shadowed_hi_err_update_sync.DstPulseCheck_A 001477063612900
tb.dut.u_reg.u_main_meas_ctrl_shadowed_hi_err_update_sync.SrcPulseCheck_M 004954040972900
tb.dut.u_reg.u_main_meas_ctrl_shadowed_lo.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_main_meas_ctrl_shadowed_lo.MubiIsNotYetSupported_A 0049540409749062283200
tb.dut.u_reg.u_main_meas_ctrl_shadowed_lo_err_update_sync.DstPulseCheck_A 001477063613500
tb.dut.u_reg.u_main_meas_ctrl_shadowed_lo_err_update_sync.SrcPulseCheck_M 004954040973500
tb.dut.u_reg.u_reg_if.AllowedLatency_A 001010101000
tb.dut.u_reg.u_reg_if.MatchedWidthAssert 001010101000
tb.dut.u_reg.u_reg_if.u_err.dataWidthOnly32_A 001010101000
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.DataWidthCheck_A 001010101000
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.PayLoadWidthCheck 001010101000
tb.dut.u_reg.u_rsp_intg_gen.DataWidthCheck_A 001010101000
tb.dut.u_reg.u_rsp_intg_gen.PayLoadWidthCheck 001010101000
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.BusySrcReqChk_A 0014770636112211800
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.DstReqKnown_A 0023778285123547409600
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.SrcAckBusyChk_A 001477063612375800
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.SrcBusyKnown_A 0014770636114503934800
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00237782851103200
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001477063612479000
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 002377828512367400
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_src_to_dst_req.DstPulseCheck_A 002377828512379100
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_src_to_dst_req.SrcPulseCheck_M 001477063612421200
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.BusySrcReqChk_A 0014770636115469800
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.DstReqKnown_A 0023778285123547409600
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.SrcAckBusyChk_A 001477063612991300
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.SrcBusyKnown_A 0014770636114503934800
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001477063612987800
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 002377828513005100
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.u_src_to_dst_req.DstPulseCheck_A 002377828512999800
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.u_src_to_dst_req.SrcPulseCheck_M 001477063613017700
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_hi.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_hi.MubiIsNotYetSupported_A 0023778285123547409600
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_hi_err_update_sync.DstPulseCheck_A 001477063613400
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_hi_err_update_sync.SrcPulseCheck_M 002377828513400
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_lo.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_lo.MubiIsNotYetSupported_A 0023778285123547409600
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_lo_err_update_sync.DstPulseCheck_A 001477063613100
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_lo_err_update_sync.SrcPulseCheck_M 002377828513100
tb.dut.u_reg.wePulse 0014770636160081000
tb.dut.u_usb_meas.u_calib_rdy_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_usb_meas.u_calib_rdy_sync.OutputsKnown_A 0014676717114420673000
tb.dut.u_usb_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0014676717114419956702415
tb.dut.u_usb_meas.u_err_sync.SyncReqAckAckNeedsReq 00146767171253800
tb.dut.u_usb_meas.u_err_sync.SyncReqAckHoldReq 00236463771253800
tb.dut.u_usb_meas.u_meas.RefCntVal_A 0080580500
tb.dut.u_usb_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckAckNeedsReq 00236463771350242300
tb.dut.u_usb_meas.u_meas.gen_timeout_assert.ClkRatios_A 0080580500
tb.dut.u_usb_meas.u_meas.u_sync_ref.DstPulseCheck_A 0023646377111044800
tb.dut.u_usb_meas.u_meas.u_sync_ref.SrcPulseCheck_M 001574696111011700
tb.dut.u_usb_root_ctrl.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_usb_root_ctrl.u_scanmode_sync.OutputsKnown_A 0023646377123536812000
tb.dut.u_usb_root_ctrl.u_scanmode_sync.gen_no_flops.OutputDelay_A 0023646377123536812000

Assertions Incomplete:
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETESRC
tb.dut.clkmgr_lost_calib_regwen_sva_if.RegwenOff_A 0014676717118603911056
tb.dut.clkmgr_sec_cm_checker_assert.IoClkBypReqFalse_A 0014676717114400721302415
tb.dut.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0014676717114419956702415
tb.dut.u_clk_main_aes_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0049265595848806519202415
tb.dut.u_clk_main_hmac_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0049265595848806519202415
tb.dut.u_clk_main_kmac_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0049265595848806519202415
tb.dut.u_clk_main_otbn_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0049265595848806519202415
tb.dut.u_clkmgr_byp.u_all_ack_sync.gen_flops.gen_stable_chks.OutputDelay_A 0014676717114419956702415
tb.dut.u_clkmgr_byp.u_en_sync.gen_flops.OutputDelay_A 0014676717114419956702415
tb.dut.u_clkmgr_byp.u_io_ack_sync.gen_flops.gen_stable_chks.OutputDelay_A 0014676717114419956702415
tb.dut.u_clkmgr_byp.u_lc_byp_req.gen_flops.OutputDelay_A 0014676717114419956702415
tb.dut.u_io_div2_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0014676717114419956702415
tb.dut.u_io_div4_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0014676717114419956702415
tb.dut.u_io_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0014676717114419956702415
tb.dut.u_io_step_down_req_sync.gen_flops.gen_stable_chks.OutputDelay_A 0046228433045794684202415
tb.dut.u_main_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0014676717114419956702415
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00231625685001010
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00115812246001010
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00464922437001010
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00495404097001010
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00237782851001010
tb.dut.u_usb_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0014676717114419956702415


Detail Report for Cover Sequences

Cover Sequences Uncovered:
COVER SEQUENCESCATEGORYSEVERITYATTEMPTSALL MATCHESFIRST MATCHESINCOMPLETESRC
tb.dut.tlul_assert_device.gen_device_cov.a_addressChangedNotAccepted_C 00147707020000
tb.dut.tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C 00147707020000
tb.dut.tlul_assert_device.gen_device_cov.a_maskChangedNotAccepted_C 00147707020000
tb.dut.tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C 00147707020000
tb.dut.tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C 00147707020000
tb.dut.tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C 00147707020000

Cover Sequences All Matches:
COVER SEQUENCESCATEGORYSEVERITYATTEMPTSALL MATCHESFIRST MATCHESINCOMPLETESRC
tb.dut.tlul_assert_device.gen_device_cov.aValidNotAccepted_C 00147707020710671060
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C 00147707020304230420
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C 0014770702013119131190
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C 001477070208623886238755

Cover Sequences First Matches:
COVER SEQUENCESCATEGORYSEVERITYATTEMPTSALL MATCHESFIRST MATCHESINCOMPLETESRC
tb.dut.tlul_assert_device.gen_device_cov.aValidNotAccepted_C 00147707020710671060
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C 00147707020304230420
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C 0014770702013119131190
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C 001477070208623886238755

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%