Assertions
dashboard | hierarchy | modlist | groups | tests | asserts

Assertions by Category
ASSERTPROPERTIESSEQUENCES
Total694010
Category 0694010


Assertions by Severity
ASSERTPROPERTIESSEQUENCES
Total694010
Severity 0694010


Summary for Assertions
NUMBERPERCENT
Total Number694100.00
Uncovered152.16
Success67997.84
Failure00.00
Incomplete223.17
Without Attempts00.00


Summary for Cover Sequences
NUMBERPERCENT
Total Number10100.00
Uncovered660.00
All Matches440.00
First Matches440.00


Detail Report for Assertions

Assertions Uncovered:
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETESRC
tb.dut.u_io_div2_meas.u_meas.MaxWidth_A 00305187244000
tb.dut.u_io_div2_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckHoldReq 0023605627000
tb.dut.u_io_div4_meas.u_meas.MaxWidth_A 00152592897000
tb.dut.u_io_div4_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckHoldReq 0023605627000
tb.dut.u_io_meas.u_meas.MaxWidth_A 00611740057000
tb.dut.u_io_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckHoldReq 0023605627000
tb.dut.u_main_meas.u_meas.MaxWidth_A 00649318036000
tb.dut.u_main_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckHoldReq 0023605627000
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00306355772001010
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00153177175001010
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00614168669001010
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00651847961001010
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00313147621001010
tb.dut.u_usb_meas.u_meas.MaxWidth_A 00311933295000
tb.dut.u_usb_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckHoldReq 0023605627000

Assertions Success:
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETESRC
tb.dut.AlertsKnownO_A 0017496244517282071200
tb.dut.AllClkBypReqKnownO_A 0017496244517282071200
tb.dut.CgEnKnownO_A 0017496244517282071200
tb.dut.ClocksKownO_A 0017496244517282071200
tb.dut.FpvSecCmClkMainAesCountCheck_A 001749624454400
tb.dut.FpvSecCmClkMainHmacCountCheck_A 001749624453900
tb.dut.FpvSecCmClkMainKmacCountCheck_A 001749624454100
tb.dut.FpvSecCmClkMainOtbnCountCheck_A 001749624454500
tb.dut.FpvSecCmRegWeOnehotCheck_A 001749624457000
tb.dut.IoClkBypReqKnownO_A 0017496244517282071200
tb.dut.JitterEnableKnownO_A 0017496244517282071200
tb.dut.LcCtrlClkBypAckKnownO_A 0017496244517282071200
tb.dut.PwrMgrKnownO_A 0017496244517282071200
tb.dut.TlAReadyKnownO_A 0017496244517282071200
tb.dut.TlDValidKnownO_A 0017496244517282071200
tb.dut.clkmgr_aes_trans_sva_if.TransStart_A 00649318472443600
tb.dut.clkmgr_aes_trans_sva_if.TransStop_A 00649318472225000
tb.dut.clkmgr_aon_cg_aon_peri.CgEn_A 0080580500
tb.dut.clkmgr_aon_cg_aon_powerup.CgEn_A 0080580500
tb.dut.clkmgr_aon_cg_aon_secure.CgEn_A 0080580500
tb.dut.clkmgr_aon_cg_aon_timers.CgEn_A 0080580500
tb.dut.clkmgr_aon_cg_io_div2_powerup.CgEn_A 0080580500
tb.dut.clkmgr_aon_cg_io_div4_powerup.CgEn_A 0080580500
tb.dut.clkmgr_aon_cg_io_powerup.CgEn_A 0080580500
tb.dut.clkmgr_aon_cg_main_powerup.CgEn_A 0080580500
tb.dut.clkmgr_aon_cg_usb_powerup.CgEn_A 0080580500
tb.dut.clkmgr_cg_io_div2_infra.CgEnOff_A 0030518724415000
tb.dut.clkmgr_cg_io_div2_infra.CgEnOn_A 0030518724415000
tb.dut.clkmgr_cg_io_div2_peri.CgEnOff_A 00305187244875000
tb.dut.clkmgr_cg_io_div2_peri.CgEnOn_A 00305187244641300
tb.dut.clkmgr_cg_io_div4_infra.CgEnOff_A 0015259289715000
tb.dut.clkmgr_cg_io_div4_infra.CgEnOn_A 0015259289715000
tb.dut.clkmgr_cg_io_div4_peri.CgEnOff_A 00152592897873700
tb.dut.clkmgr_cg_io_div4_peri.CgEnOn_A 00152592897640000
tb.dut.clkmgr_cg_io_div4_secure.CgEnOff_A 0015259289715000
tb.dut.clkmgr_cg_io_div4_secure.CgEnOn_A 0015259289715000
tb.dut.clkmgr_cg_io_div4_timers.CgEnOff_A 0015259289715000
tb.dut.clkmgr_cg_io_div4_timers.CgEnOn_A 0015259289715000
tb.dut.clkmgr_cg_io_infra.CgEnOff_A 0061174005715000
tb.dut.clkmgr_cg_io_infra.CgEnOn_A 0061174005714100
tb.dut.clkmgr_cg_io_peri.CgEnOff_A 00611740057875300
tb.dut.clkmgr_cg_io_peri.CgEnOn_A 00611740057640700
tb.dut.clkmgr_cg_main_aes.CgEnOff_A 00649318036457000
tb.dut.clkmgr_cg_main_aes.CgEnOn_A 00649318036456800
tb.dut.clkmgr_cg_main_hmac.CgEnOff_A 00649318036454000
tb.dut.clkmgr_cg_main_hmac.CgEnOn_A 00649318036453800
tb.dut.clkmgr_cg_main_infra.CgEnOff_A 0064931803613400
tb.dut.clkmgr_cg_main_infra.CgEnOn_A 0064931803613200
tb.dut.clkmgr_cg_main_kmac.CgEnOff_A 00649318036453200
tb.dut.clkmgr_cg_main_kmac.CgEnOn_A 00649318036453000
tb.dut.clkmgr_cg_main_otbn.CgEnOff_A 00649318036451800
tb.dut.clkmgr_cg_main_otbn.CgEnOn_A 00649318036451600
tb.dut.clkmgr_cg_main_secure.CgEnOff_A 0064931803613400
tb.dut.clkmgr_cg_main_secure.CgEnOn_A 0064931803613200
tb.dut.clkmgr_cg_usb_infra.CgEnOff_A 0031193329513700
tb.dut.clkmgr_cg_usb_infra.CgEnOn_A 0031193329513400
tb.dut.clkmgr_cg_usb_peri.CgEnOff_A 00311933295876100
tb.dut.clkmgr_cg_usb_peri.CgEnOn_A 00311933295641500
tb.dut.clkmgr_csr_assert.TlulOOBAddrErr_A 00175787738569328100
tb.dut.clkmgr_csr_assert.clk_enables_rd_A 001757877385173600
tb.dut.clkmgr_csr_assert.clk_hints_rd_A 001757877384481600
tb.dut.clkmgr_csr_assert.extclk_ctrl_rd_A 001757877386014800
tb.dut.clkmgr_csr_assert.extclk_ctrl_regwen_rd_A 001757877384506600
tb.dut.clkmgr_csr_assert.jitter_enable_rd_A 001757877386932400
tb.dut.clkmgr_csr_assert.jitter_regwen_rd_A 001757877384853600
tb.dut.clkmgr_div2_sva_if.g_div2.Div2Stepped_A 00611740454520800
tb.dut.clkmgr_div2_sva_if.g_div2.Div2Whole_A 00611740454604600
tb.dut.clkmgr_div4_sva_if.g_div4.Div4Stepped_A 00305187637509700
tb.dut.clkmgr_div4_sva_if.g_div4.Div4Whole_A 00305187637576300
tb.dut.clkmgr_extclk_sva_if.AllClkBypReqFall_A 00174962445475600
tb.dut.clkmgr_extclk_sva_if.AllClkBypReqRise_A 00174962445475600
tb.dut.clkmgr_extclk_sva_if.HiSpeedSelFall_A 00174962445282500
tb.dut.clkmgr_extclk_sva_if.HiSpeedSelRise_A 00174962445282500
tb.dut.clkmgr_extclk_sva_if.IoClkBypReqFall_A 00174962445588300
tb.dut.clkmgr_extclk_sva_if.IoClkBypReqRise_A 00174962445588300
tb.dut.clkmgr_hmac_trans_sva_if.TransStart_A 00649318472440600
tb.dut.clkmgr_hmac_trans_sva_if.TransStop_A 00649318472218900
tb.dut.clkmgr_io_div2_peri_sva_if.GateClose_A 00305187637416900
tb.dut.clkmgr_io_div2_peri_sva_if.GateOpen_A 00305187637584300
tb.dut.clkmgr_io_div4_peri_sva_if.GateClose_A 00152593278393900
tb.dut.clkmgr_io_div4_peri_sva_if.GateOpen_A 00152593278561300
tb.dut.clkmgr_io_peri_sva_if.GateClose_A 00611740454413600
tb.dut.clkmgr_io_peri_sva_if.GateOpen_A 00611740454581300
tb.dut.clkmgr_kmac_trans_sva_if.TransStart_A 00649318472439800
tb.dut.clkmgr_kmac_trans_sva_if.TransStop_A 00649318472220300
tb.dut.clkmgr_lost_calib_io_ctrl_en_sva_if.CtrlEnOn_A 001749624451215900
tb.dut.clkmgr_lost_calib_io_div2_ctrl_en_sva_if.CtrlEnOn_A 001749624451658200
tb.dut.clkmgr_lost_calib_io_div4_ctrl_en_sva_if.CtrlEnOn_A 001749624452516900
tb.dut.clkmgr_lost_calib_main_ctrl_en_sva_if.CtrlEnOn_A 001749624451233300
tb.dut.clkmgr_lost_calib_regwen_sva_if.RegwenOff_A 0017496244521582006057
tb.dut.clkmgr_lost_calib_usb_ctrl_en_sva_if.CtrlEnOn_A 001749624451669500
tb.dut.clkmgr_otbn_trans_sva_if.TransStart_A 00649318472438400
tb.dut.clkmgr_otbn_trans_sva_if.TransStop_A 00649318472219300
tb.dut.clkmgr_pwrmgr_io_sva_if.StatusFall_A 0017496244514100
tb.dut.clkmgr_pwrmgr_io_sva_if.StatusRise_A 0017496244514100
tb.dut.clkmgr_pwrmgr_main_sva_if.StatusFall_A 0017496244512700
tb.dut.clkmgr_pwrmgr_main_sva_if.StatusRise_A 0017496244512700
tb.dut.clkmgr_pwrmgr_usb_sva_if.StatusFall_A 0017496244513400
tb.dut.clkmgr_pwrmgr_usb_sva_if.StatusRise_A 0017496244513400
tb.dut.clkmgr_sec_cm_checker_assert.AllClkBypReqFalse_A 0017496244517266415100
tb.dut.clkmgr_sec_cm_checker_assert.AllClkBypReqTrue_A 0017496244515421500
tb.dut.clkmgr_sec_cm_checker_assert.IoClkBypReqFalse_A 0017496244517257360602415
tb.dut.clkmgr_sec_cm_checker_assert.IoClkBypReqTrue_A 0017496244524006800
tb.dut.clkmgr_sec_cm_checker_assert.LcClkBypAckFalse_A 0017496244517267680200
tb.dut.clkmgr_sec_cm_checker_assert.LcClkBypAckTrue_A 0017496244514156400
tb.dut.clkmgr_usb_peri_sva_if.GateClose_A 00311933714416300
tb.dut.clkmgr_usb_peri_sva_if.GateOpen_A 00311933714584000
tb.dut.tlul_assert_device.aKnown_A 001757877382230456700
tb.dut.tlul_assert_device.aKnown_AKnownEnable 0017578773817354160600
tb.dut.tlul_assert_device.aReadyKnown_A 0017578773817354160600
tb.dut.tlul_assert_device.dKnown_A 001757877382368883500
tb.dut.tlul_assert_device.dKnown_AKnownEnable 0017578773817354160600
tb.dut.tlul_assert_device.dReadyKnown_A 0017578773817354160600
tb.dut.tlul_assert_device.gen_assert_final[0].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[100].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[101].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[102].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[103].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[104].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[105].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[106].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[107].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[108].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[109].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[10].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[110].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[111].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[112].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[113].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[114].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[115].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[116].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[117].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[118].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[119].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[11].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[120].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[121].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[122].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[123].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[124].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[125].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[126].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[127].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[128].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[129].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[12].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[130].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[131].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[132].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[133].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[134].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[135].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[136].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[137].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[138].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[139].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[13].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[140].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[141].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[142].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[143].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[144].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[145].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[146].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[147].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[148].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[149].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[14].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[150].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[151].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[152].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[153].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[154].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[155].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[156].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[157].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[158].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[159].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[15].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[160].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[161].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[162].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[163].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[164].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[165].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[166].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[167].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[168].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[169].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[16].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[170].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[171].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[172].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[173].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[174].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[175].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[176].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[177].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[178].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[179].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[17].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[180].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[181].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[182].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[183].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[184].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[185].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[186].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[187].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[188].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[189].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[18].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[190].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[191].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[192].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[193].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[194].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[195].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[196].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[197].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[198].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[199].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[19].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[1].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[200].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[201].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[202].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[203].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[204].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[205].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[206].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[207].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[208].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[209].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[20].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[210].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[211].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[212].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[213].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[214].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[215].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[216].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[217].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[218].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[219].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[21].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[220].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[221].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[222].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[223].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[224].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[225].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[226].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[227].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[228].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[229].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[22].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[230].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[231].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[232].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[233].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[234].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[235].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[236].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[237].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[238].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[239].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[23].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[240].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[241].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[242].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[243].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[244].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[245].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[246].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[247].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[248].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[249].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[24].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[250].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[251].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[252].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[253].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[254].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[255].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[25].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[26].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[27].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[28].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[29].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[2].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[30].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[31].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[32].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[33].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[34].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[35].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[36].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[37].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[38].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[39].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[3].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[40].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[41].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[42].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[43].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[44].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[45].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[46].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[47].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[48].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[49].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[4].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[50].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[51].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[52].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[53].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[54].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[55].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[56].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[57].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[58].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[59].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[5].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[60].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[61].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[62].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[63].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[64].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[65].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[66].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[67].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[68].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[69].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[6].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[70].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[71].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[72].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[73].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[74].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[75].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[76].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[77].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[78].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[79].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[7].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[80].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[81].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[82].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[83].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[84].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[85].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[86].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[87].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[88].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[89].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[8].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[90].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[91].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[92].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[93].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[94].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[95].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[96].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[97].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[98].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[99].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_assert_final[9].noOutstandingReqsAtEndOfSim_A 001010101000
tb.dut.tlul_assert_device.gen_device.aDataKnown_M 001757883551840070800
tb.dut.tlul_assert_device.gen_device.addrSizeAlignedErr_A 00175787738306959000
tb.dut.tlul_assert_device.gen_device.contigMask_M 0017578835519490100
tb.dut.tlul_assert_device.gen_device.dDataKnown_A 0017578835512549000
tb.dut.tlul_assert_device.gen_device.legalAOpcodeErr_A 00175787738339651900
tb.dut.tlul_assert_device.gen_device.legalAParam_M 001757883552230456700
tb.dut.tlul_assert_device.gen_device.legalDParam_A 001757883552368883500
tb.dut.tlul_assert_device.gen_device.pendingReqPerSrc_M 001757883552230456700
tb.dut.tlul_assert_device.gen_device.respMustHaveReq_A 001757883552368883500
tb.dut.tlul_assert_device.gen_device.respOpcode_A 001757883552368883500
tb.dut.tlul_assert_device.gen_device.respSzEqReqSz_A 001757883552368883500
tb.dut.tlul_assert_device.gen_device.sizeGTEMaskErr_A 00175787738183422600
tb.dut.tlul_assert_device.gen_device.sizeMatchesMaskErr_A 00175787738139554500
tb.dut.tlul_assert_device.p_dbw.TlDbw_A 001010101000
tb.dut.u_calib_rdy_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_calib_rdy_sync.OutputsKnown_A 0017496244517282071200
tb.dut.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0017496244517281351602415
tb.dut.u_clk_io_div2_peri_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_io_div2_peri_scanmode_sync.OutputsKnown_A 0017496244517282071200
tb.dut.u_clk_io_div2_peri_scanmode_sync.gen_no_flops.OutputDelay_A 0017496244517282071200
tb.dut.u_clk_io_div4_peri_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_io_div4_peri_scanmode_sync.OutputsKnown_A 0017496244517282071200
tb.dut.u_clk_io_div4_peri_scanmode_sync.gen_no_flops.OutputDelay_A 0017496244517282071200
tb.dut.u_clk_io_peri_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_io_peri_scanmode_sync.OutputsKnown_A 0017496244517282071200
tb.dut.u_clk_io_peri_scanmode_sync.gen_no_flops.OutputDelay_A 0017496244517282071200
tb.dut.u_clk_main_aes_trans.u_idle_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_main_aes_trans.u_idle_sync.OutputsKnown_A 0064931803664478648400
tb.dut.u_clk_main_aes_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0064931803664477943602415
tb.dut.u_clk_main_aes_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 006493180363672600
tb.dut.u_clk_main_aes_trans.u_prim_mubi4_sender.OutputsKnown_A 0064931803664478648400
tb.dut.u_clk_main_aes_trans.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_main_aes_trans.u_scanmode_sync.OutputsKnown_A 0064931803664478648400
tb.dut.u_clk_main_aes_trans.u_scanmode_sync.gen_no_flops.OutputDelay_A 0064931803664478648400
tb.dut.u_clk_main_hmac_trans.u_idle_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_main_hmac_trans.u_idle_sync.OutputsKnown_A 0064931803664478648400
tb.dut.u_clk_main_hmac_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0064931803664477943602415
tb.dut.u_clk_main_hmac_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 006493180363711600
tb.dut.u_clk_main_hmac_trans.u_prim_mubi4_sender.OutputsKnown_A 0064931803664478648400
tb.dut.u_clk_main_hmac_trans.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_main_hmac_trans.u_scanmode_sync.OutputsKnown_A 0064931803664478648400
tb.dut.u_clk_main_hmac_trans.u_scanmode_sync.gen_no_flops.OutputDelay_A 0064931803664478648400
tb.dut.u_clk_main_kmac_trans.u_idle_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_main_kmac_trans.u_idle_sync.OutputsKnown_A 0064931803664478648400
tb.dut.u_clk_main_kmac_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0064931803664477943602415
tb.dut.u_clk_main_kmac_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 006493180363693700
tb.dut.u_clk_main_kmac_trans.u_prim_mubi4_sender.OutputsKnown_A 0064931803664478648400
tb.dut.u_clk_main_kmac_trans.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_main_kmac_trans.u_scanmode_sync.OutputsKnown_A 0064931803664478648400
tb.dut.u_clk_main_kmac_trans.u_scanmode_sync.gen_no_flops.OutputDelay_A 0064931803664478648400
tb.dut.u_clk_main_otbn_trans.u_idle_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_main_otbn_trans.u_idle_sync.OutputsKnown_A 0064931803664478648400
tb.dut.u_clk_main_otbn_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0064931803664477943602415
tb.dut.u_clk_main_otbn_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 006493180363711300
tb.dut.u_clk_main_otbn_trans.u_prim_mubi4_sender.OutputsKnown_A 0064931803664478648400
tb.dut.u_clk_main_otbn_trans.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_main_otbn_trans.u_scanmode_sync.OutputsKnown_A 0064931803664478648400
tb.dut.u_clk_main_otbn_trans.u_scanmode_sync.gen_no_flops.OutputDelay_A 0064931803664478648400
tb.dut.u_clk_usb_peri_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clk_usb_peri_scanmode_sync.OutputsKnown_A 0017496244517282071200
tb.dut.u_clk_usb_peri_scanmode_sync.gen_no_flops.OutputDelay_A 0017496244517282071200
tb.dut.u_clkmgr_byp.u_all_ack_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clkmgr_byp.u_all_ack_sync.OutputsKnown_A 0017496244517282071200
tb.dut.u_clkmgr_byp.u_all_ack_sync.gen_flops.gen_stable_chks.OutputDelay_A 0017496244517281351602415
tb.dut.u_clkmgr_byp.u_all_ack_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 001749624452243400
tb.dut.u_clkmgr_byp.u_all_byp_req.OutputsKnown_A 0017496244517282071200
tb.dut.u_clkmgr_byp.u_en_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clkmgr_byp.u_en_sync.OutputsKnown_A 0017496244517282071200
tb.dut.u_clkmgr_byp.u_en_sync.gen_flops.OutputDelay_A 0017496244517281351602415
tb.dut.u_clkmgr_byp.u_hi_speed_sel.OutputsKnown_A 0017496244517282071200
tb.dut.u_clkmgr_byp.u_io_ack_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clkmgr_byp.u_io_ack_sync.OutputsKnown_A 0017496244517282071200
tb.dut.u_clkmgr_byp.u_io_ack_sync.gen_flops.gen_stable_chks.OutputDelay_A 0017496244517281351602415
tb.dut.u_clkmgr_byp.u_io_ack_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 001749624451930900
tb.dut.u_clkmgr_byp.u_io_byp_req.OutputsKnown_A 0017496244517282071200
tb.dut.u_clkmgr_byp.u_lc_byp_req.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_clkmgr_byp.u_lc_byp_req.OutputsKnown_A 0017496244517282071200
tb.dut.u_clkmgr_byp.u_lc_byp_req.gen_flops.OutputDelay_A 0017496244517281351602415
tb.dut.u_io_div2_div_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_div2_div_scanmode_sync.OutputsKnown_A 0017496244517282071200
tb.dut.u_io_div2_div_scanmode_sync.gen_no_flops.OutputDelay_A 0017496244517282071200
tb.dut.u_io_div2_meas.u_calib_rdy_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_div2_meas.u_calib_rdy_sync.OutputsKnown_A 0017496244517282071200
tb.dut.u_io_div2_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0017496244517281351602415
tb.dut.u_io_div2_meas.u_err_sync.SyncReqAckAckNeedsReq 00174962445363000
tb.dut.u_io_div2_meas.u_err_sync.SyncReqAckHoldReq 00305187244363000
tb.dut.u_io_div2_meas.u_meas.RefCntVal_A 0080580500
tb.dut.u_io_div2_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckAckNeedsReq 00305187244523352700
tb.dut.u_io_div2_meas.u_meas.gen_timeout_assert.ClkRatios_A 0080580500
tb.dut.u_io_div2_meas.u_meas.u_sync_ref.DstPulseCheck_A 0030518724410988800
tb.dut.u_io_div2_meas.u_meas.u_sync_ref.SrcPulseCheck_M 002326239710807700
tb.dut.u_io_div2_root_ctrl.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_div2_root_ctrl.u_scanmode_sync.OutputsKnown_A 0030518724430518724400
tb.dut.u_io_div2_root_ctrl.u_scanmode_sync.gen_no_flops.OutputDelay_A 0030518724430518724400
tb.dut.u_io_div4_div_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_div4_div_scanmode_sync.OutputsKnown_A 0017496244517282071200
tb.dut.u_io_div4_div_scanmode_sync.gen_no_flops.OutputDelay_A 0017496244517282071200
tb.dut.u_io_div4_meas.u_calib_rdy_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_div4_meas.u_calib_rdy_sync.OutputsKnown_A 0017496244517282071200
tb.dut.u_io_div4_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0017496244517281351602415
tb.dut.u_io_div4_meas.u_err_sync.SyncReqAckAckNeedsReq 00174962445350100
tb.dut.u_io_div4_meas.u_err_sync.SyncReqAckHoldReq 00152592897350100
tb.dut.u_io_div4_meas.u_meas.RefCntVal_A 0080580500
tb.dut.u_io_div4_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckAckNeedsReq 00152592897499056700
tb.dut.u_io_div4_meas.u_meas.gen_timeout_assert.ClkRatios_A 0080580500
tb.dut.u_io_div4_meas.u_meas.u_sync_ref.DstPulseCheck_A 0015259289710797100
tb.dut.u_io_div4_meas.u_meas.u_sync_ref.SrcPulseCheck_M 002326239710617200
tb.dut.u_io_div4_root_ctrl.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_div4_root_ctrl.u_scanmode_sync.OutputsKnown_A 0015259289715259289700
tb.dut.u_io_div4_root_ctrl.u_scanmode_sync.gen_no_flops.OutputDelay_A 0015259289715259289700
tb.dut.u_io_meas.u_calib_rdy_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_meas.u_calib_rdy_sync.OutputsKnown_A 0017496244517282071200
tb.dut.u_io_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0017496244517281351602415
tb.dut.u_io_meas.u_err_sync.SyncReqAckAckNeedsReq 00174962445365200
tb.dut.u_io_meas.u_err_sync.SyncReqAckHoldReq 00611740057365200
tb.dut.u_io_meas.u_meas.RefCntVal_A 0080580500
tb.dut.u_io_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckAckNeedsReq 00611740057523363800
tb.dut.u_io_meas.u_meas.gen_timeout_assert.ClkRatios_A 0080580500
tb.dut.u_io_meas.u_meas.u_sync_ref.DstPulseCheck_A 0061174005711138000
tb.dut.u_io_meas.u_meas.u_sync_ref.SrcPulseCheck_M 002326239710956600
tb.dut.u_io_root_ctrl.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_root_ctrl.u_scanmode_sync.OutputsKnown_A 0061174005760963314300
tb.dut.u_io_root_ctrl.u_scanmode_sync.gen_no_flops.OutputDelay_A 0061174005760963314300
tb.dut.u_io_step_down_req_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_io_step_down_req_sync.OutputsKnown_A 0061174005760744917900
tb.dut.u_io_step_down_req_sync.gen_flops.gen_stable_chks.OutputDelay_A 0061174005760744214102415
tb.dut.u_io_step_down_req_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 006117400573133500
tb.dut.u_main_meas.u_calib_rdy_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_main_meas.u_calib_rdy_sync.OutputsKnown_A 0017496244517282071200
tb.dut.u_main_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0017496244517281351602415
tb.dut.u_main_meas.u_err_sync.SyncReqAckAckNeedsReq 00174962445347000
tb.dut.u_main_meas.u_err_sync.SyncReqAckHoldReq 00649318036347000
tb.dut.u_main_meas.u_meas.RefCntVal_A 0080580500
tb.dut.u_main_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckAckNeedsReq 00649318036523822400
tb.dut.u_main_meas.u_meas.gen_timeout_assert.ClkRatios_A 0080580500
tb.dut.u_main_meas.u_meas.u_sync_ref.DstPulseCheck_A 0064931803612995200
tb.dut.u_main_meas.u_meas.u_sync_ref.SrcPulseCheck_M 002346821812851500
tb.dut.u_main_root_ctrl.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_main_root_ctrl.u_scanmode_sync.OutputsKnown_A 0064931803664709046700
tb.dut.u_main_root_ctrl.u_scanmode_sync.gen_no_flops.OutputDelay_A 0064931803664709046700
tb.dut.u_no_scan_io_div2_div.gen_generic.u_impl_generic.DivEven_A 0080580500
tb.dut.u_no_scan_io_div2_div.gen_generic.u_impl_generic.gen_div2.u_step_down_mux.gen_generic.u_impl_generic.selKnown0 0030481714830481634300
tb.dut.u_no_scan_io_div2_div.gen_generic.u_impl_generic.gen_div2.u_step_down_mux.gen_generic.u_impl_generic.selKnown1 0061174005761173925200
tb.dut.u_no_scan_io_div2_div.gen_generic.u_impl_generic.u_clk_mux.gen_generic.u_impl_generic.selKnown0 0030518724430518643900
tb.dut.u_no_scan_io_div2_div.gen_generic.u_impl_generic.u_clk_mux.gen_generic.u_impl_generic.selKnown1 0061174005761173925200
tb.dut.u_no_scan_io_div4_div.gen_generic.u_impl_generic.DivEven_A 0080580500
tb.dut.u_no_scan_io_div4_div.gen_generic.u_impl_generic.u_clk_mux.gen_generic.u_impl_generic.selKnown0 0015259289715259209200
tb.dut.u_no_scan_io_div4_div.gen_generic.u_impl_generic.u_clk_mux.gen_generic.u_impl_generic.selKnown1 0061174005761173925200
tb.dut.u_prim_mubi4_sender_clk_io_div2_infra.OutputsKnown_A 0030518724430409478400
tb.dut.u_prim_mubi4_sender_clk_io_div2_peri.OutputsKnown_A 0030518724430409478400
tb.dut.u_prim_mubi4_sender_clk_io_div4_infra.OutputsKnown_A 0015259289715204673800
tb.dut.u_prim_mubi4_sender_clk_io_div4_peri.OutputsKnown_A 0015259289715204673800
tb.dut.u_prim_mubi4_sender_clk_io_div4_secure.OutputsKnown_A 0015259289715204673800
tb.dut.u_prim_mubi4_sender_clk_io_div4_timers.OutputsKnown_A 0015259289715204673800
tb.dut.u_prim_mubi4_sender_clk_io_infra.OutputsKnown_A 0061174005760744917900
tb.dut.u_prim_mubi4_sender_clk_io_peri.OutputsKnown_A 0061174005760744917900
tb.dut.u_prim_mubi4_sender_clk_main_infra.OutputsKnown_A 0064931803664478648400
tb.dut.u_prim_mubi4_sender_clk_main_secure.OutputsKnown_A 0064931803664478648400
tb.dut.u_prim_mubi4_sender_clk_usb_infra.OutputsKnown_A 0031193329530975323600
tb.dut.u_prim_mubi4_sender_clk_usb_peri.OutputsKnown_A 0031193329530975323600
tb.dut.u_reg.en2addrHit 0017578773890456200
tb.dut.u_reg.reAfterRv 0017578773890456200
tb.dut.u_reg.rePulse 0017578773820682300
tb.dut.u_reg.u_chk.PayLoadWidthCheck 001010101000
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.BusySrcReqChk_A 0017578773813574700
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.DstReqKnown_A 0030635577230521833300
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.SrcAckBusyChk_A 001757877382822000
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.SrcBusyKnown_A 0017578773817354160600
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00306355772129000
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001757877382951000
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 003063557722821800
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_src_to_dst_req.DstPulseCheck_A 003063557722822000
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_src_to_dst_req.SrcPulseCheck_M 001757877382822000
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.BusySrcReqChk_A 0017578773816269400
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.DstReqKnown_A 0030635577230521833300
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.SrcAckBusyChk_A 001757877383346600
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.SrcBusyKnown_A 0017578773817354160600
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001757877383346500
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 003063557723347100
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.u_src_to_dst_req.DstPulseCheck_A 003063557723346900
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.u_src_to_dst_req.SrcPulseCheck_M 001757877383349600
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_hi.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_hi.MubiIsNotYetSupported_A 0030635577230521833300
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_hi_err_update_sync.DstPulseCheck_A 001757877383500
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_hi_err_update_sync.SrcPulseCheck_M 003063557723500
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_lo.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_lo.MubiIsNotYetSupported_A 0030635577230521833300
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_lo_err_update_sync.DstPulseCheck_A 001757877383500
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_lo_err_update_sync.SrcPulseCheck_M 003063557723500
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.BusySrcReqChk_A 0017578773821499600
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.DstReqKnown_A 0015317717515260856900
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.SrcAckBusyChk_A 001757877382822000
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.SrcBusyKnown_A 0017578773817354160600
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00153177175129000
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001757877382951000
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 001531771752820500
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_src_to_dst_req.DstPulseCheck_A 001531771752822000
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_src_to_dst_req.SrcPulseCheck_M 001757877382822000
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.BusySrcReqChk_A 0017578773825835600
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.DstReqKnown_A 0015317717515260856900
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.SrcAckBusyChk_A 001757877383351600
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.SrcBusyKnown_A 0017578773817354160600
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001757877383351500
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 001531771753351800
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.u_src_to_dst_req.DstPulseCheck_A 001531771753351600
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.u_src_to_dst_req.SrcPulseCheck_M 001757877383354500
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_hi.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_hi.MubiIsNotYetSupported_A 0015317717515260856900
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_hi_err_update_sync.DstPulseCheck_A 001757877383200
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_hi_err_update_sync.SrcPulseCheck_M 001531771753200
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_lo.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_lo.MubiIsNotYetSupported_A 0015317717515260856900
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_lo_err_update_sync.DstPulseCheck_A 001757877382600
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_lo_err_update_sync.SrcPulseCheck_M 001531771752600
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.BusySrcReqChk_A 001757877389531500
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.DstReqKnown_A 0061416866960969635000
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.SrcAckBusyChk_A 001757877382822000
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.SrcBusyKnown_A 0017578773817354160600
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00614168669129000
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001757877382951000
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 006141686692822000
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_src_to_dst_req.DstPulseCheck_A 006141686692822000
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_src_to_dst_req.SrcPulseCheck_M 001757877382822000
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.BusySrcReqChk_A 0017578773811429100
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.DstReqKnown_A 0061416866960969635000
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.SrcAckBusyChk_A 001757877383356000
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.SrcBusyKnown_A 0017578773817354160600
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001757877383356000
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006141686693357000
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.u_src_to_dst_req.DstPulseCheck_A 006141686693356800
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.u_src_to_dst_req.SrcPulseCheck_M 001757877383358000
tb.dut.u_reg.u_io_meas_ctrl_shadowed_hi.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_io_meas_ctrl_shadowed_hi.MubiIsNotYetSupported_A 0061416866960969635000
tb.dut.u_reg.u_io_meas_ctrl_shadowed_hi_err_update_sync.DstPulseCheck_A 001757877384100
tb.dut.u_reg.u_io_meas_ctrl_shadowed_hi_err_update_sync.SrcPulseCheck_M 006141686694100
tb.dut.u_reg.u_io_meas_ctrl_shadowed_lo.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_io_meas_ctrl_shadowed_lo.MubiIsNotYetSupported_A 0061416866960969635000
tb.dut.u_reg.u_io_meas_ctrl_shadowed_lo_err_update_sync.DstPulseCheck_A 001757877384300
tb.dut.u_reg.u_io_meas_ctrl_shadowed_lo_err_update_sync.SrcPulseCheck_M 006141686694300
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.BusySrcReqChk_A 001757877389690900
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.DstReqKnown_A 0065184796164712741100
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.SrcAckBusyChk_A 001757877382822000
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.SrcBusyKnown_A 0017578773817354160600
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00651847961129000
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001757877382951000
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 006518479612822000
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_src_to_dst_req.DstPulseCheck_A 006518479612822000
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_src_to_dst_req.SrcPulseCheck_M 001757877382822000
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.BusySrcReqChk_A 0017578773811518000
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.DstReqKnown_A 0065184796164712741100
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.SrcAckBusyChk_A 001757877383341800
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.SrcBusyKnown_A 0017578773817354160600
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001757877383341600
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006518479613343700
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.u_src_to_dst_req.DstPulseCheck_A 006518479613343400
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.u_src_to_dst_req.SrcPulseCheck_M 001757877383344900
tb.dut.u_reg.u_main_meas_ctrl_shadowed_hi.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_main_meas_ctrl_shadowed_hi.MubiIsNotYetSupported_A 0065184796164712741100
tb.dut.u_reg.u_main_meas_ctrl_shadowed_hi_err_update_sync.DstPulseCheck_A 001757877382900
tb.dut.u_reg.u_main_meas_ctrl_shadowed_hi_err_update_sync.SrcPulseCheck_M 006518479612900
tb.dut.u_reg.u_main_meas_ctrl_shadowed_lo.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_main_meas_ctrl_shadowed_lo.MubiIsNotYetSupported_A 0065184796164712741100
tb.dut.u_reg.u_main_meas_ctrl_shadowed_lo_err_update_sync.DstPulseCheck_A 001757877383500
tb.dut.u_reg.u_main_meas_ctrl_shadowed_lo_err_update_sync.SrcPulseCheck_M 006518479613500
tb.dut.u_reg.u_reg_if.AllowedLatency_A 001010101000
tb.dut.u_reg.u_reg_if.MatchedWidthAssert 001010101000
tb.dut.u_reg.u_reg_if.u_err.dataWidthOnly32_A 001010101000
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.DataWidthCheck_A 001010101000
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.PayLoadWidthCheck 001010101000
tb.dut.u_reg.u_rsp_intg_gen.DataWidthCheck_A 001010101000
tb.dut.u_reg.u_rsp_intg_gen.PayLoadWidthCheck 001010101000
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.BusySrcReqChk_A 0017578773813477500
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.DstReqKnown_A 0031314762131087683700
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.SrcAckBusyChk_A 001757877382774400
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.SrcBusyKnown_A 0017578773817354160600
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00313147621129000
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001757877382903400
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 003131476212769600
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_src_to_dst_req.DstPulseCheck_A 003131476212776300
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_src_to_dst_req.SrcPulseCheck_M 001757877382822000
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.BusySrcReqChk_A 0017578773816364700
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.DstReqKnown_A 0031314762131087683700
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.SrcAckBusyChk_A 001757877383345000
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.SrcBusyKnown_A 0017578773817354160600
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001757877383341700
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 003131476213361300
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.u_src_to_dst_req.DstPulseCheck_A 003131476213357300
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.u_src_to_dst_req.SrcPulseCheck_M 001757877383369100
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_hi.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_hi.MubiIsNotYetSupported_A 0031314762131087683700
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_hi_err_update_sync.DstPulseCheck_A 001757877384300
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_hi_err_update_sync.SrcPulseCheck_M 003131476214300
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_lo.CheckSwAccessIsLegal_A 001010101000
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_lo.MubiIsNotYetSupported_A 0031314762131087683700
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_lo_err_update_sync.DstPulseCheck_A 001757877385000
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_lo_err_update_sync.SrcPulseCheck_M 003131476215000
tb.dut.u_reg.wePulse 0017578773869773900
tb.dut.u_usb_meas.u_calib_rdy_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_usb_meas.u_calib_rdy_sync.OutputsKnown_A 0017496244517282071200
tb.dut.u_usb_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0017496244517281351602415
tb.dut.u_usb_meas.u_err_sync.SyncReqAckAckNeedsReq 00174962445336700
tb.dut.u_usb_meas.u_err_sync.SyncReqAckHoldReq 00311933295336700
tb.dut.u_usb_meas.u_meas.RefCntVal_A 0080580500
tb.dut.u_usb_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckAckNeedsReq 00311933295523835000
tb.dut.u_usb_meas.u_meas.gen_timeout_assert.ClkRatios_A 0080580500
tb.dut.u_usb_meas.u_meas.u_sync_ref.DstPulseCheck_A 0031193329512844200
tb.dut.u_usb_meas.u_meas.u_sync_ref.SrcPulseCheck_M 002355247912792100
tb.dut.u_usb_root_ctrl.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080580500
tb.dut.u_usb_root_ctrl.u_scanmode_sync.OutputsKnown_A 0031193329531086244600
tb.dut.u_usb_root_ctrl.u_scanmode_sync.gen_no_flops.OutputDelay_A 0031193329531086244600

Assertions Incomplete:
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETESRC
tb.dut.clkmgr_lost_calib_regwen_sva_if.RegwenOff_A 0017496244521582006057
tb.dut.clkmgr_sec_cm_checker_assert.IoClkBypReqFalse_A 0017496244517257360602415
tb.dut.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0017496244517281351602415
tb.dut.u_clk_main_aes_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0064931803664477943602415
tb.dut.u_clk_main_hmac_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0064931803664477943602415
tb.dut.u_clk_main_kmac_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0064931803664477943602415
tb.dut.u_clk_main_otbn_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0064931803664477943602415
tb.dut.u_clkmgr_byp.u_all_ack_sync.gen_flops.gen_stable_chks.OutputDelay_A 0017496244517281351602415
tb.dut.u_clkmgr_byp.u_en_sync.gen_flops.OutputDelay_A 0017496244517281351602415
tb.dut.u_clkmgr_byp.u_io_ack_sync.gen_flops.gen_stable_chks.OutputDelay_A 0017496244517281351602415
tb.dut.u_clkmgr_byp.u_lc_byp_req.gen_flops.OutputDelay_A 0017496244517281351602415
tb.dut.u_io_div2_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0017496244517281351602415
tb.dut.u_io_div4_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0017496244517281351602415
tb.dut.u_io_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0017496244517281351602415
tb.dut.u_io_step_down_req_sync.gen_flops.gen_stable_chks.OutputDelay_A 0061174005760744214102415
tb.dut.u_main_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0017496244517281351602415
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00306355772001010
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00153177175001010
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00614168669001010
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00651847961001010
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00313147621001010
tb.dut.u_usb_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0017496244517281351602415


Detail Report for Cover Sequences

Cover Sequences Uncovered:
COVER SEQUENCESCATEGORYSEVERITYATTEMPTSALL MATCHESFIRST MATCHESINCOMPLETESRC
tb.dut.tlul_assert_device.gen_device_cov.a_addressChangedNotAccepted_C 00175788355000
tb.dut.tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C 00175788355000
tb.dut.tlul_assert_device.gen_device_cov.a_maskChangedNotAccepted_C 00175788355000
tb.dut.tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C 00175788355000
tb.dut.tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C 00175788355000
tb.dut.tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C 00175788355000

Cover Sequences All Matches:
COVER SEQUENCESCATEGORYSEVERITYATTEMPTSALL MATCHESFIRST MATCHESINCOMPLETESRC
tb.dut.tlul_assert_device.gen_device_cov.aValidNotAccepted_C 00175788355618561850
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C 00175788355183618360
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C 0017578835512155121550
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C 001757883558347383473755

Cover Sequences First Matches:
COVER SEQUENCESCATEGORYSEVERITYATTEMPTSALL MATCHESFIRST MATCHESINCOMPLETESRC
tb.dut.tlul_assert_device.gen_device_cov.aValidNotAccepted_C 00175788355618561850
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C 00175788355183618360
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C 0017578835512155121550
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C 001757883558347383473755

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%