Testbench Group List
dashboard | hierarchy | modlist | groups | tests | asserts
Total Groups Coverage Summary 
COVEREDEXPECTEDSCORECOVEREDEXPECTEDINST SCOREWEIGHT
1638 2099 78.04 1638 2099 78.04 1


Total groups in report: 35
NAMECOVEREDEXPECTEDSCOREINSTANCESWEIGHTGOALAT LEASTPER INSTANCEAUTO BIN MAXPRINT MISSINGCOMMENT
spi_device_env_pkg::spi_device_env_cov::passthrough_payload_swap_cg 45 146 30.82 1 100 1 0 64 64
spi_device_env_pkg::spi_device_env_cov::passthrough_addr_swap_cg 51 146 34.93 1 100 1 0 64 64
spi_device_env_pkg::spi_device_env_cov::fw_rx_fifo_size_cg 3 8 37.50 1 100 1 0 64 64
spi_device_env_pkg::spi_device_env_cov::spi_device_buffer_boundary_cg 3 8 37.50 1 100 1 0 64 64
tl_agent_pkg::pending_req_on_rst_cg 1 2 50.00 50.00 1 100 1 1 64 64
spi_device_env_pkg::spi_device_env_cov::fw_tx_fifo_size_cg 5 8 62.50 1 100 1 0 64 64
spi_device_env_pkg::spi_device_env_cov::flash_read_commands_cg 123 174 70.69 1 100 1 0 64 64
cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=11} 64 90 71.11 1 100 1 0 64 64
spi_device_env_pkg::spi_device_env_cov::tpm_cfg_cg 404 530 76.23 1 100 1 0 64 64
cip_base_pkg::tl_intg_err_mem_subword_cg_wrap::tl_intg_err_mem_subword_cg 19 24 79.17 79.17 1 100 1 1 64 64
spi_device_env_pkg::spi_device_env_cov::passthrough_mailbox_cg 58 73 79.45 1 100 1 0 64 64
cip_base_pkg::tl_errors_cg_wrap::tl_errors_cg 12 15 80.00 100.00 1 100 1 1 64 64
cip_base_pkg::tl_intg_err_cg_wrap::tl_intg_err_cg 12 14 85.71 85.71 1 100 1 1 64 64
spi_device_env_pkg::spi_device_env_cov::flash_upload_payload_size_cg 15 17 88.24 1 100 1 0 64 64
spi_device_env_pkg::spi_device_env_cov::flash_cmd_info_cg 110 122 90.16 1 100 1 0 64 64
cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=11} 60 64 93.75 1 100 1 0 64 64
cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=11} 61 64 95.31 1 100 1 0 64 64
spi_device_env_pkg::spi_device_env_cov::bit_order_clk_cfg_cg 27 28 96.43 1 100 1 0 64 64
spi_device_env_pkg::spi_device_env_cov::tpm_sts_cg 40 41 97.56 1 100 1 0 64 64
spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg 192 194 98.97 1 100 1 0 64 64
alert_esc_agent_pkg::alert_handshake_complete_cg 3 3 100.00 100.00 1 100 1 1 64 64
dv_lib_pkg::bit_toggle_cg_wrap::bit_toggle_cg 4 4 100.00 100.00 1 100 1 1 64 64
tb.dut.u_reg.u_prim_reg_we_check.u_prim_onehot_check.u_prim_onehot_check_if::prim_onehot_check_without_addr_fault_if_proxy::onehot_without_addr_fault_cg 2 2 100.00 100.00 1 100 1 1 64 64
spi_device_env_pkg::spi_device_env_cov::all_modes_cg 10 10 100.00 1 100 1 0 64 64
spi_device_env_pkg::spi_device_env_cov::flash_command_while_busy_set_cg 2 2 100.00 1 100 1 0 64 64
spi_device_env_pkg::spi_device_env_cov::flash_mailbox_cg 6 6 100.00 1 100 1 0 64 64
spi_device_env_pkg::spi_device_env_cov::flash_status_cg 88 88 100.00 1 100 1 0 64 64
spi_device_env_pkg::spi_device_env_cov::spi_device_addr_4b_enter_exit_command_cg 8 8 100.00 1 100 1 0 64 64
spi_device_env_pkg::spi_device_env_cov::spi_device_write_enable_disable_cg 8 8 100.00 1 100 1 0 64 64
spi_device_env_pkg::spi_device_env_cov::sw_update_addr4b_cg 1 1 100.00 1 100 1 0 64 64
spi_device_env_pkg::spi_device_env_cov::tpm_interleave_with_flash_item_cg 2 2 100.00 1 100 1 0 64 64
spi_device_env_pkg::spi_device_env_cov::tpm_transfer_size_cg 32 32 100.00 1 100 1 0 64 64
spi_device_env_pkg::tpm_read_hw_reg_cg_wrap::tpm_read_hw_reg_cg 1 1 100.00 92.31 1 100 1 1 64 64
tl_agent_pkg::max_outstanding_cg::SHAPE{max_outstanding=1} 1 1 100.00 100.00 1 100 1 1 64 64
tl_agent_pkg::tl_a_chan_cov_cg::SHAPE{(2 << ((valid_source_width - 1) - 1))=128} 137 137 100.00 100.00 1 100 1 1 64 64
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%